

SR/SP Project Overview

Walk through required on-board functionality and validation checks

Latency

Interface requirements and validation tests

Production and test plans

Schedule

Budget

Software

Personnel



Documentation

A screenshot of a Netscape browser window. The title bar reads 'CSC Track-Finder - Netscape'. The address bar contains the URL 'http://www.phys.ufl.edu/~acosta/cms/trigger.html'. The browser interface includes a menu bar (File, Edit, View, Go, Bookmarks, Tools, Window, Help), navigation buttons (back, forward, home, stop), and a toolbar with icons for Mail, Home, Radio, My Netscape, Search, and Bookmarks. A bookmark bar shows 'CSC Track-Finder'. The main content area displays the title 'Second Generation Track-Finder Design Documents' and a bulleted list of links.


Second Generation Track-Finder Design Documents

- ◆ [Uvarov's SR/SP main board design documents page](#)
 - ◇ [Complete SP02 schematics \(without patches\)](#)
 - ◇ SP02 board assembly view [top](#), [bottom](#)
 - ◇ [Details on SP02 registers, CCB and VME interfaces](#)
 - ◇ [SP02 DAQ data format](#)
 - ◇ [SP02 LUT address and data fields](#)
 - ◇ [SP Main FPGA](#)
 - ◇ [SR Front FPGA](#)
 - ◇ [Combined CCB-VME Interface](#)
 - ◇ [MPC to SP Data Format](#)
 - ◇ [MPC to SP Synchronization Procedure](#)
 - ◇ [SP to Muon Sorter Data Format](#)
 - ◇ [SP-to-DDU Interface](#)
- ◆ [Details on SP02 main FPGA VME interface](#)
- ◆ [Track-Finder backplane documentation](#)
- ◆ [DT/CSC transition card specification](#)
- ◆ [DT/CSC transition card assembly view](#)
- ◆ [Basic SP02 I/O Specification](#)




Principles of CSC Track-Finding

- ◆ Link local track segments into distinct 3D tracks (FPGA logic)
 - Reconstruction in η suppresses accelerator muons
- ◆ Measure p_T , φ , and η of the muon candidates in the non-uniform fringe field in the endcap iron (SRAM LUTs)
 - Require 25% p_T resolution for sufficient rate reduction
- ◆ Send highest quality candidates to Sorter and then to GMT




- Partitioned into 60° sectors that align with DT chambers






P_T Measurement




Can use information from up to 3 chambers
(Exploring use of local bend angle when only 2 stations available)

Residual Plot




Res=22%





CSC Track-Finder Crate

Single crate solution, 2nd generation prototypes



180 × 1.6 Gbit/s optical links:

Data clocked in parallel at 80 MHz in 2 frames (effective 40 MHz)


Custom 6U GTLP backplane for interconnections (mostly 80 MHz)

Rear transition cards with 40 MHz LVDS SCSI cables to/from DT



SP2002 Main Board (SR Logic)

Follow functionality of board from input to output



Phi Global LUT

Eta Global LUT

Phi Local LUT

Front FPGA

TLK2501 Transceiver

Optical Transceivers

• 15 x 1.6 Gbit/s Links

PLL patch

To/from custom GTLP back-plane

SR Logic




Optical Link Tests

- **Data format from MPC and synchronization procedure specified in document (linked off web page)**
- **In-crate optical loop-back PRBS tests using external clock source and no PLL demonstrates about 1 error / hour (BER~ 10^{-12})**
- **Demonstrated to maintain synchronization with LHC-like structured beam during Sept'03 beam test with home-built PLL+VCXO and with latest QPLL (TTCRq)**
 - ◆ **Two modes of data transmission with MPC: “framed” or “continuous”**
 - ◆ **No link errors observed with either mode**
 - ◆ **Overall agreement with EMU data logged via DDU @ 99.8% level**
 - **Remaining issues with DDU data integrity, software**
- **Repeated during 2004 beam test**



SR Memory Scheme



Provides data conversion into tracking variables and applies alignment corrections



LUT Features and Tests

- **2 BX latency**
- **45 SR LUTs (only 11 distinct per SR/SP), >40MB**
- **3 P_T LUTs (all identical)**
- **Can multicast when loading chips, boards**
- **Validated loading and read-back of all 45 SR LUTs and 3 PT LUTs using random numbers and simulated muon LUT files**
- **Used during 2004 beam test, no errors observed in logged SP output when compared to simulation using logged SP inputs**
- **ORCA trigger simulation implements LUT scheme, so all resolutions obtained using it**
- **Quite flexible**
 - ◆ **Changes made to work with beam test geometry**

SP2002 Track-Finder Logic

SP2002 mezzanine card



- **Xilinx Virtex-2 XC2V4000**
~800 user I/O
- **Same mezzanine card is used for Muon Sorter**
- **Track-Finding logic operates at 40 MHz**
 - ◆ Frequency of track stub data from optical links
- **About 50% of chip resources (LUTs) used**
- **Easily upgradeable path**
 - ◆ 1–2 months engineering for new transition card



SP Firmware

- **FPGA firmware is synthesized from Verilog**
 - ◆ **Top-level schematic connects Verilog blocks**
- **Core track-finding logic is actually written in C++ and converted to Verilog using a special C++ class library written by our engineer, A.Madorsky**
 - ◆ **Two compiler options for one piece code:**
 - **Compiled one way, the C++ program self-generates Verilog output files which are human-readable and from which can be synthesized by the FPGA vendor tools**
 - **Compiled another way, the same code exactly emulates the behavior the digital logic**
 - ◆ **Solves main obstacle to validation of the first TF prototypes**
 - ◆ **Allows use of free compiler tools on commodity PC's for debugging**
 - **Still need vendor simulation tools for other FPGAs**
 - ◆ **This SP logic is implemented in the ORCA simulation and reconstruction framework and is now the default ($\geq 7.7.0$)**



Recent Updates to Track-Finder Logic

- **Firmware improvements**
 - ◆ Multiple-BX input acceptance for track segments
 - Improves efficiency, used at 2004 beam test
 - ◆ Track-Finding parameters under VME control (e.g. η windows)
 - ◆ Error counters, track segment counters, track counters for monitoring and alarms
 - ◆ Ghost-busting at sector boundaries
 - Increases di-muon trigger acceptance to $|\eta| < 2.4$ when low quality CSC tracks included
 - Installed into ORCA
- **Self-trigger capability (for beam tests and slice tests)**
 - ◆ A Level-1 Request signal can be generated based on the presence of a track for beam test use
 - ◆ Goes onto bussed backplane to a specially modified CCB2001, then out front-panel



Track-Finding Test Validation

- **Downloaded random data and simulated muon data into 512 BX input FIFO, read-back and compare output FIFO**
 - ◆ No discrepancies in 1.2M random events
 - ◆ No discrepancies in 13K single muon events, or 4K triple muon events (3 single muons piled up)
- **Complete functionality test passed**
 - ◆ Utilizes bi-directional capability of SR/SP links
 - ◆ Input FIFO → Optical loopback → Front FPGA → LUTs → Track-Finding → output FIFO (all 15 links)
- **Also checked behavior during 2004 beam test by comparing logged output against emulation based on logged inputs**
 - ◆ Perfect agreement for 150K events




Remaining Track-Finder Firmware Tasks

- **Implementation of a “halo muon” trigger**
 - ◆ To identify through-going muons parallel to beam axis simultaneously with collision muons (but at reduced rank)
 - ◆ Logic still needs writing, once simulation study performed to determine appropriate criteria (must reconvert η back to WG)
 - Trivial to implement a stand-alone halo muon trigger by just changing η LUT contents (as at beam test)
- **Improvements to P_T assignment**
 - ◆ Simulation studies continue to show ways to improve efficiency and rate reduction capability
 - New statistical approach to P_T assignment
 - Usage of LCT pattern (bend angle) to identify low P_T muons
 - TeV muon recovery logic (trajectory cleaning with 4 stations to remove bad hits from showers)
 - ◆ Added as developed (student projects)



CSC Track-Finding Logic & Latency

SPO2 Simulated Timing



$11 \times 25 \text{ ns}$, or 275 ns

Big improvement over
1st prototypes (21 bx)



CSC Trigger Latency

- **Measured with scope during 2003 beam tests:**
 - ◆ From CSC to MPC input: 32 bx (± 1 bx)
 - ◆ From the CSC to SR/SP input: 57 bx
(includes 90 m fiber, 18 bx delay)
- **Estimated latency for output of SP:**
 - ◆ Add 11 bx for SR/SP processing: 68 bx
- **Estimated latency for output of Muon Sorter:**
 - ◆ Add 7 bx for backplane + sorting: 75 bx
- **Total compares well with 73.5+1 bx projected in TDR**
 - ◆ (+1 bx for TOF delay)
- **Expect to save additional ~7 bx with “Virtex-2” TMB**
- **Estimated latency to send CSC data to DT TF:**
 - ◆ 1bx TOF + 57bx + 5bx for SR + 2bx cable: 65 bx – 7 bx = 58 bx
 - ◆ Nearly aligned with DT data at DT TF: 54 bx according to TDR





Interface Tests

- **MPC to SR/SP**
 - ◆ Validated with optical link tests on bench and at beam tests
 - ◆ Two MPCs (two crates) to SR/SP demonstrated @ beam test '04
- **SR/SP to Muon Sorter Test**
 - ◆ Data successfully sent from SP to Muon Sorter on bench and received properly. Read-back of winner bits also correct.
 - Tested 10/12 slots on custom GTLP backplane
 - ◆ Tested at beam test '04, read back of winner bits OK
 - Full chain test from CSCs,
 - ◆ Two SP to MS also tested at beam test (not checked yet)
- **Clock and Control Board (TTC interface)**
 - ◆ Both CCB2001 and CCB2004 (with TTCRq) tested and work with SR/SP
 - Issue with orbit signal under investigation
- **DT/CSC Data Exchange Test**
 - ◆ Demonstrated to work during Sept'03 in both directions, with only a few minor problems with swapped bits, connectors, and dead chips
 - ◆ New transition card designed and tested in loop-back mode




First DT/CSC Integration Tests

DT TF transition card




CSC TF transition card





DT/CSC Transition Card Test

- **While we were waiting for beam to start at CERN, we managed to test a new DT/CSC transition card for the Track-Finder**
 - ◆ New design solves connector space problem
 - ◆ Tester board allows loopback test without DT Track-Finder
 - ◆ Data pumped from input FIFO to output FIFO on SP
- **Data test succeeded, except for 1 broken backplane pin**
- **Next step:**
 - ◆ Second integration test with DT TF (Oct.'04 or later)
 - ◆ Janos Ero reports new PHTF is partly assembled and tests are beginning





DAQ Interface

- **Current SR/SP DAQ output used at beam tests is through VME readout**
- **Final version will be read out through a DDU board via SLINK**
 - ◆ **One output optical link per SP \Rightarrow 12 links / DDU (out of 15)**
 - ◆ **DDU slot included on TF backplane**
- **Earlier agreement was that we would wait until new OSU DDU design is ready before working on SP-DDU tests, and not hold up SR/SP production**
 - ◆ **New DDU has been produced, but still to be tested in DAQ system at upcoming beam test**
- **Estimate for firmware development + testing is 3 months once documentation from OSU is available**
- **Software may be in good shape since DDU already supported by EMU in XDAQ environment**



Full CSC Track-Finder DAQ Data Format

- Full (i.e. final) DAQ output format of CSC SR/SP specified

- CSC Track-Finder logs all input and output data for several BX around L1A (7 BX max)

- Zero suppression capability (valid pattern)

- Includes MS winner bits

- Implemented in firmware, and tested at beam test

- Data unpacking software written

- All TF test studies based on it

Table 4: SP02 DAQ Data Format

SP02 DAQ Data Format																			
Data Word	Description	Comment for Zero Suppression bit = 1	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
Event Header																			
HD0	Event Configuration Word	Always present	0xF				PT_LUT		ms active	FRONT_FPGA Active				Zero Supr.	#_of_BX				
HD1	BC	Always present	0xF				Bunch Counter												
HD2	BC LSB	Always present	0xF				Event Counter LSB												
HD3	BC MSB	Always present	0xF				Event Counter MSB												
FRONT Data Block[1] for (BX = Bunch Counter Value)																			
FAB0	Main Valid Pattern bits for Zero Suppression	if (#_of_BX) > 0	0	ME4C	ME4B	ME4A	ME3C	ME3B	ME3A	ME2C	ME2B	ME2A	ME1F	ME1E	ME1D	ME1C	ME1B	ME1A	
FAB1	Synch Error bits (as they come from MPC)	if (#_of_BX) > 0 and at least one Active FRONT_FPGA	0	ME4C	ME4B	ME4A	ME3C	ME3B	ME3A	ME2C	ME2B	ME2A	ME1F	ME1E	ME1D	ME1C	ME1B	ME1A	
FAB2	track stub	if (#_of_BX) > 0, (F1_Active) = 1 and VP(ME1A) = 1	ME1A Frame 1 data																
FAB3	track stub	if (#_of_BX) > 0, (F1_Active) = 1 and VP(ME1B) = 1	ME1A Frame 2 data																
FAB4	track stub	if (#_of_BX) > 0, (F1_Active) = 1 and VP(ME1C) = 1	ME1E Frame 1 data																
FAB5	track stub	if (#_of_BX) > 0, (F1_Active) = 1 and VP(ME1D) = 1	ME1E Frame 2 data																
FAB6	track stub	if (#_of_BX) > 0, (F1_Active) = 1 and VP(ME1E) = 1	ME1C Frame 1 data																
FAB7	track stub	if (#_of_BX) > 0, (F1_Active) = 1 and VP(ME1F) = 1	ME1C Frame 2 data																
FAB8	track stub	if (#_of_BX) > 0, (F2_Active) = 1 and VP(ME2A) = 1	ME1D Frame 1 data																
FAB9	track stub	if (#_of_BX) > 0, (F2_Active) = 1 and VP(ME2B) = 1	ME1D Frame 2 data																
FAB10	track stub	if (#_of_BX) > 0, (F2_Active) = 1 and VP(ME2C) = 1	ME1E Frame 1 data																
FAB11	track stub	if (#_of_BX) > 0, (F2_Active) = 1 and VP(ME2D) = 1	ME1E Frame 2 data																
FAB12	track stub	if (#_of_BX) > 0, (F2_Active) = 1 and VP(ME2E) = 1	ME1F Frame 1 data																
FAB13	track stub	if (#_of_BX) > 0, (F2_Active) = 1 and VP(ME2F) = 1	ME1F Frame 2 data																
FAB14	track stub	if (#_of_BX) > 0, (F3_Active) = 1 and VP(ME2A) = 1	ME2A Frame 1 data																
FAB15	track stub	if (#_of_BX) > 0, (F3_Active) = 1 and VP(ME2B) = 1	ME2A Frame 2 data																
FAB16	track stub	if (#_of_BX) > 0, (F3_Active) = 1 and VP(ME2C) = 1	ME2B Frame 1 data																
FAB17	track stub	if (#_of_BX) > 0, (F3_Active) = 1 and VP(ME2D) = 1	ME2B Frame 2 data																
FAB18	track stub	if (#_of_BX) > 0, (F3_Active) = 1 and VP(ME2E) = 1	ME2C Frame 1 data																
FAB19	track stub	if (#_of_BX) > 0, (F3_Active) = 1 and VP(ME2F) = 1	ME2C Frame 2 data																
FAB20	track stub	if (#_of_BX) > 0, (F4_Active) = 1 and VP(ME3A) = 1	ME3A Frame 1 data																
FAB21	track stub	if (#_of_BX) > 0, (F4_Active) = 1 and VP(ME3B) = 1	ME3A Frame 2 data																
FAB22	track stub	if (#_of_BX) > 0, (F4_Active) = 1 and VP(ME3C) = 1	ME3B Frame 1 data																
FAB23	track stub	if (#_of_BX) > 0, (F4_Active) = 1 and VP(ME3D) = 1	ME3B Frame 2 data																
FAB24	track stub	if (#_of_BX) > 0, (F4_Active) = 1 and VP(ME3E) = 1	ME3C Frame 1 data																
FAB25	track stub	if (#_of_BX) > 0, (F4_Active) = 1 and VP(ME3F) = 1	ME3C Frame 2 data																
FAB26	track stub	if (#_of_BX) > 0, (F5_Active) = 1 and VP(ME4A) = 1	ME4A Frame 1 data																
FAB27	track stub	if (#_of_BX) > 0, (F5_Active) = 1 and VP(ME4B) = 1	ME4A Frame 2 data																
FAB28	track stub	if (#_of_BX) > 0, (F5_Active) = 1 and VP(ME4C) = 1	ME4B Frame 1 data																
FAB29	track stub	if (#_of_BX) > 0, (F5_Active) = 1 and VP(ME4D) = 1	ME4B Frame 2 data																
FAB30	track stub	if (#_of_BX) > 0, (F5_Active) = 1 and VP(ME4E) = 1	ME4C Frame 1 data																
FAB31	track stub	if (#_of_BX) > 0, (F5_Active) = 1 and VP(ME4F) = 1	ME4C Frame 2 data																

SP Data Block[1] for (BX = Bunch Counter Value)																		
SP00	Modified Synch Error bits (as SP gets it)	if (#_of_BX) > 0	0	ME4C	ME4B	ME4A	ME3C	ME3B	ME3A	ME2C	ME2B	ME2A	ME1F	ME1E	ME1D	ME1C	ME1B	ME1A
SPB1	MS non-zero Quality and Track Node bits	if (#_of_BX) > 0	0	0	MS4D	MS4A	MODE[3]			MODE[2]			MODE[1]					
SPB2	track stub	if (#_of_BX) > 0, (MS_Active) = 1 and Quality(MS4A) > 0	ME1A Frame 1 data															
SPB3	track stub	if (#_of_BX) > 0, (MS_Active) = 1 and Quality(MS4B) > 0	ME1A Frame 2 data															
SPB4	track stub	if (#_of_BX) > 0, (MS_Active) = 1 and Quality(MS4C) > 0	ME1D Frame 1 data															
SPB5	track stub	if (#_of_BX) > 0, (MS_Active) = 1 and Quality(MS4D) > 0	ME1D Frame 2 data															
SPB6	1st track data	if MODE[1] > 0	MS[1] Frame 1 data															
SPB7	1st track data	if MODE[1] > 0	MS[1] Frame 2 data															
SPB8	1st track id's	if MODE[1] > 0	MS[1] Frame 3 data															
SPB8a	PT data	if MODE[1] > 0 and PT_LUT = 1	MS[1] Frame 4 data															
SPB10	2nd track data	if MODE[2] > 0	MS[2] Frame 1 data															
SPB10	2nd track data	if MODE[2] > 0	MS[2] Frame 2 data															
SPB11	2nd track id's	if MODE[2] > 0	MS[2] Frame 3 data															
SPB11a	PT data	if MODE[2] > 0 and PT_LUT = 2	MS[2] Frame 4 data															
SPB12	3rd track data	if MODE[3] > 0	MS[3] Frame 1 data															
SPB12	3rd track data	if MODE[3] > 0	MS[3] Frame 2 data															
SPB13	3rd track id's	if MODE[3] > 0	MS[3] Frame 3 data															
SPB13a	PT data	if MODE[3] > 0 and PT_LUT = 3	MS[3] Frame 4 data															
...																		
...																		
FRONT Data Block[# of BX] for (BX = Bunch Counter Value + # of BX - 1)																		
SP Data Block[# of BX] for (BX = Bunch Counter Value + # of BX - 1)																		



DAQ Bandwidth

- **Average SR/SP event size @ beam test with 4 CSCs was 88 bytes with zero suppression and headers**
- **Early LCT simulation studies (Cousins et al.) show an occupancy of about 0.9 LCT/BX @ high lumi**
 - ◆ **Neglecting neutron-induced LCTs**
- **Suppose L1 trigger menu is 50% jets (CSC occup ~ 0.5) and 50% single muons ($\times 50\%$ in endcap $\times 4$ LCTs), and assume pile-up is 0.9×3 BX readout \Rightarrow 4 LCTs/L1A**
- **TF crate DAQ Bandwidth = 88 bytes \times 100 kHz = 9 MB/s**
 - ◆ **Well within the 200 MB/s specification of the SLINK out of the one DDU in the TF crate**
 - ◆ **Bandwidth to tape @ 100 Hz \Rightarrow 9 kB/s**



Production and Test Plans

- **Will assemble 1 or 2 boards first as pre-production prototype and test before launching full production (12 SR/SP + 3 spare)**
 - ◆ **To begin October 2004**
 - **Lev currently scheduled to arrive @ UF Sept. 23**
- **Each of the prototype tests (optical link PRBS tests, LUT tests, TF logic, etc.) will become standard tests for the production modules**
 - ◆ **We have a suite of tests in our XDAQ-based software with a JAVA interface**
 - ◆ **Initial testing will be performed by engineer (Lev) or students (Kotov, Gray/Park)**
 - ◆ **Encountered problems will be addressed by our engineers**
- **Integration tests at CERN to be led by a postdoc to be hired**



Schedule

- **SR/SP:**
 - ◆ Schematics ready Sept.5
 - ◆ Layout ready Sept. 26
 - ◆ Production to launch Oct. '04
 - ◆ First pilot samples for testing available mid-November
 - **Assume about 1 month for thorough testing**
 - ◆ Rest of main board production to commence by Jan. '05
 - ◆ Production complete Feb. '05
 - ◆ Production tests complete Apr. '05
- **TF backplane:**
 - ◆ Above tests performed with existing prototype backplane, launch TF backplane production if OK
 - ◆ Complete by Mar. '05
- **DT/CSC transition card:**
 - ◆ To proceed after second prototype tests with DT TF
- **Ready for tests with new boards at Bat. 904 Apr. '05**



Possible Negative Impacts on Schedule

■ **October 25 ns beam test**

- ◆ Currently I do not plan to send an engineer (Lev), unless entry to U.S. is delayed and a meeting at CERN is useful for production discussions as well

■ **DT/CSC test**

- ◆ Latest PHTF prototype is fabricated and partly assembled. I previously judged Vienna's schedule to be ready for 25 ns beam test (and subsequently our interface test) to be too aggressive, but it appears J.Ero is still counting on a test in October.
- ◆ If test is really feasible this year, plan could be to launch SR/SP main board production, and while waiting for boards to return try to conduct test at CERN (visa issues remain though)



Integration Tests

- **Tests to be done at Preveessin needs clarification**
 - ◆ Full chain tests from CSC to MS have been performed on the bench in the U.S. and particularly at beam tests at CERN
 - ◆ With respect to SR/SP, remaining tests include
 - SP-DDU: can be done on bench in U.S.
 - DT-SP: second test with new DT TF and new DT/CSC card can be done on bench at UF or CERN or Preveessin
 - SP-DAQ: FMM path to Global Trigger, at Preveessin? at UX5?
- **Slice Tests at SX5 will be useful to enable more than 2 MPCs in more than two PCs to connect to TF crate**
 - ◆ But it is hard to imagine how we will ever test more than one sector (>1 SP) before installation in UX5
- **Nevertheless, there is certainly a lot of software to be written for trigger configuration, monitoring, emulation, and analysis**



SR/SP Budget Estimate

- **Detailed, conservative, cost estimate performed**
 - ◆ **FPGAs: \$4.1K/board, \$49K total, \$66K in Project**
 - **Main FPGA: \$1.1K/chip, 20 procured with TMB order**
 - **Others + EPROMs: \$3.0K**
 - ◆ **Optics: \$1.4K/board, \$17K total, \$45K in Project**
 - **Working on ordering remaining quantity of original part # (Pin compatible replacement also available, but not tested)**
 - **TLK included**
 - ◆ **Misc: \$2.0K/board, \$24K total, \$55K in Project**
 - **Includes LUTs, mezzanine and transition cards**
 - ◆ **Setup, Fab., Ass.: \$6K/board, \$72K total, \$70K in Project**
 - **Main board + mezzanine + transition cards**
- **Estimated total: \$14K/board**
- **Sum of Project: \$20K/board**



Spares

- **Project has budget of \$58K for spares in addition to production costs**
 - ◆ We would like to assemble 4 spares + parts for 2 more given the small number of boards involved
- **Critical parts ordered or in hand already**
 - ◆ **Optical components**
 - Need $(12+4+2 \text{ boards}) \times (15+1 \text{ links}) = 288$ for SR/SP
 - Rice wants 220 for MPC, including spares
 - We will try to order about 500 total for both projects, currently ordered last 409 from one vendor
 - ◆ **Main FPGA (on mezzanine card)**
 - We have 17 in hand, with original agreement for 20 from Jay
 - This should be enough for SR/SP and MS
 - ◆ **P_T LUTs**
 - Minimum quantity was 72, used 9 for SP2002, we need 54 more for 12+6 boards, so plenty of spares





TF Backplane Budget

- **Allocated budget of \$22K should be sufficient for production of backplane and spares (2)**




Interface to Configuration & Testing



e.g. LUT tests have verify feature

Boards


**Higher level SP02
command panel
windows**



Java interface to XDAQ-based software framework



XDAQ Partitioning





Backend: XDAQ Interface

GUIDriver and TFDriver are standard XDAQ executives

This setup allows other XDAQ executives, i.e. PeripheralCrateController, to communicate with the TF crate using the TFDriver



Backend: System Interface

- Backend is also able to make calls to console programs of the TrigDAQ package (only if TFGUI is running on the TF PC)

- Controlled through one class for easy maintenance and possible extensions

```
emacs@localhost.localdomain
File Edit Options Buffers Tools Java Help

public static void execute(java.lang.String cmd, javax.swing.JTextArea textarea, javax.swing.JLabel working)
{
    cmdThread myThread = new cmdThread(cmd, textarea, working);
    myThread.setPriority(java.lang.Thread.MIN_PRIORITY);
    myThread.start();
}

class cmdThread extends java.lang.Thread
{
    public cmdThread(java.lang.String cmd, javax.swing.JTextArea txtarea, javax.swing.JLabel working)
    {
        command = cmd;
        textarea = txtarea;
        notify = working;
    }

    public void run()
    {
        Process p = null;
        Runtime r = Runtime.getRuntime();
        java.lang.String retval = "";

        try
        {
            retval = "";

            notify.setText("Loading!");
            notify.setForeground(java.awt.Color.RED);
            p = r.exec(command);

            InputStream in = p.getInputStream();
            int c;
            while ((c = in.read()) != -1)
            {
                retval += ((char)c);
                textarea.append(retval);
                retval = "";
            }
            notify.setText("DONE!");

            sleep(3000);

            notify.setText("No Activity");
            notify.setForeground(java.awt.Color.BLACK);
        }
        catch (Exception e)
        {
            textarea.append("error executing " + command);
        }
    }

    java.lang.String command;
    javax.swing.JTextArea textarea;
    javax.swing.JLabel notify;
}

----- ExecCommand.java (Java CVS-1.2 Abbrev)--L111--63%-----
```




The Integrated EMU GUI

The screenshot displays the EMU Commander application window. The main interface is divided into several panes. On the left, a tree view shows the hierarchy of crates: TTC Crate, TrackFinder Crate, and Peripheral Crate. The central area contains three XDAQ output windows for hosts acosta1:40000, geurts1:40100, and acosta1:40100. The top window shows log entries for the acosta1:40000 host. The middle window shows configuration details for the geurts1:40100 host, including 'calling DDU: end', 'BXR and EVCNTRST', 'CCB: Start Trigger', 'CCB BCO', 'CCB: BX-zero', 'CCB: Enable TTC control', 'CCB: CSRB1(read)=0xdf9 changed to CSRB1(set)=0xdf8', 'CCB: Enable L1A', 'CCB: CSRB1=0xdf70', 'TAKING DATA', 'CCB: Disable L1A', 'CCB: CSRB1=0xdf8', 'CCB: disable', 'CCB: disable TTC control', and 'CCB: Stop Trigger data taking disabled'. The bottom window shows configuration for the acosta1:40100 host, including '3/CSR1/1', '3/CSR1/1 Enabled!', 'Disabling TF and TTC Crates!', '3/B_GO_3_MODE/11', '3/B_GO_2_MODE/11', '3/B_GO_1_MODE/11', '3/B_GO_0_MODE/11', '3/CSR1/0', '3/L1AR/12', '3/L1AR/12', '12/CSRB1/57080', '12/CSRB1/57080', '10/YM/MA/CSR_FCC/256', '10/YM/MA/CSR_FCC/0', and '10/YM/MA/CSR_FCC/0'. On the right side, a 'CMS Beam Test Run Control' dialog box is open, showing fields for 'Number of Events' (1500), 'Set Run Type', 'Set Run Number' (0), 'Choose Command' (lucykeyShiftTest), 'Choose Board' (DAQMB), 'Slot Number', and 'Crate Number'. It also has buttons for 'Setup', 'Start', 'Stop', and 'Execute', and displays 'Events: 1500', 'Type: Uninit', and 'Run #: 0', 'Status: Ready'.

The Track-Finder GUI has been extended to include the XDAQ-based run control system

Controls 4 crates:
2 Peripheral crates,
Track-Finder crate,
TTC crate

Evolving to become a
Slicetest control



UF Personnel

- **Professors**
 - ◆ Darin Acosta
- **Engineers**
 - ◆ Alex Madorsky
- **Collaborating engineers (PNPI)**
 - ◆ Victor Golovtsov, Lev Uvarov
- **Postdocs**
 - ◆ Rick Cavanaugh, Holger Stoeck (part-time, software and test-stand)
 - ◆ Dedicated new hire (CERN-based postdoc for tests, commissioning, M&O, software and simulation)
- **Graduate Students**
 - ◆ Bobby Scurlock, Khristian Kotov (hardware, software, simulation)
- **Undergraduate Students**
 - ◆ Lindsey Gray, Nick Park (software)
 - ◆ Evan Kim, Cathy Yeh (simulation)



Other Personnel

- **SR simulation:**
 - ◆ R. Cousins, J. Mumford, and S. Valouev



CSC Track-Finder Milestones

CSC	Bckpl	Proto tested	Sep-02	Delay: Jun-04	Done
CSC	SR/SP	Proto tested	Mar-03	Delay: Jun-04	Done
CSC	SR/SP-MPC-CCB	Tested	Jun-03	Delay: Jun-04	Done
CSC	Bckpl	Prod. done	Mar-04	Delay: Oct-04	
CSC	SR/SP	Prod. done	Jun-04	Delay: Jan-05	Delayed to Feb-05
CSC	Bckpl	Prod. tested	Aug-04	Delay: Jan-05	
CSC	SR/SP	Prod. tested	Nov-04	Delay: Mar-05	Delayed to Apr-05