SR/SP Project Overview

Walk through required on-board functionality and validation checks

Latency

Interface requirements and validation tests

Production and test plans

Schedule


Budget

Software

Personnel




Documentation






Principles of CSC Track-Finding

- Link local track segments into distinct <u>3D</u> tracks (FPGA logic)
 - Reconstruction in η suppresses accelerator muons
- Measure p_T , ϕ , and η of the muon candidates in the non-uniform fringe field in the endcap iron (SRAM LUTs)
 - Require 25% p_T resolution for sufficient rate reduction
- Send highest quality candidates to Sorter and then to GMT











P_T Measurement





CSC Track-Finder Crate


Single crate solution, 2nd generation prototypes



180 × 1.6 Gbit/s optical links:

Data clocked in parallel at 80 MHz in 2 frames (effective 40 MHz) Custom 6U GTLP backplane for interconnections (mostly 80 MHz) Rear transition cards with 40 MHz LVDS SCSI cables to/from DT

SP2002 Main Board (SR Logic)






- Data format from MPC and synchronization procedure specified in document (linked off web page)
- In-crate optical loop-back PRBS tests using external clock source and no PLL demonstrates about 1 error / hour (BER~10⁻¹²)
- Demonstrated to maintain synchronization with LHC-like structured beam during Sept'03 beam test with home-built PLL+VCXO and with latest QPLL (TTCRq)
 - Two modes of data transmission with MPC: "framed" or "continuous"
 - No link errors observed with either mode
 - Overall agreement with EMU data logged via DDU @ 99.8% level
 - Remaining issues with DDU data integrity, software
- Repeated during 2004 beam test



SR Memory Scheme



variables and applies alignment corrections



- 2 BX latency
- 45 SR LUTs (only 11 distinct per SR/SP), >40MB
- 3 P_T LUTs (all identical)
- Can multicast when loading chips, boards
- Validated loading and read-back of all 45 SR LUTs and 3 PT LUTs using random numbers and simulated muon LUT files
- Used during 2004 beam test, no errors observed in logged SP output when compared to simulation using logged SP inputs
- ORCA trigger simulation implements LUT scheme, so all resolutions obtained using it
- Quite flexible
 - Changes made to work with beam test geometry



SP2002 Track-Finder Logic

SP2002 mezzanine card



- Xilinx Virtex-2 XC2V4000
 ~800 user I/O
- Same mezzanine card is used for Muon Sorter
- Track-Finding logic operates at 40 MHz
 - Frequency of track stub data from optical links
- About 50% of chip resources (LUTs) used
- Easily upgradeable path
 - 1–2 months engineering for new transition card



- FPGA firmware is synthesized from Verilog
 - Top-level schematic connects Verilog blocks
- Core track-finding logic is actually written in C++ and converted to Verilog using a special C++ class library written by our engineer, A.Madorsky
 - Two compiler options for one piece code:
 - Compiled one way, the C++ program self-generates Verilog output files which are human-readable and from which can be synthesized by the FPGA vendor tools
 - Compiled another way, the same code exactly emulates the behavior the digital logic
 - Solves main obstacle to validation of the first TF prototypes
 - Allows use of free compiler tools on commodity PC's for debugging
 - Still need vendor simulation tools for other FPGAs
 - This SP logic is implemented in the ORCA simulation and reconstruction framework and is now the default (≥7.7.0)



Firmware improvements

- Multiple-BX input acceptance for track segments
 - Improves efficiency, used at 2004 beam test
- Track-Finding parameters under VME control (e.g. η windows)
- Error counters, track segment counters, track counters for monitoring and alarms
- Ghost-busting at sector boundaries
 - Increases di-muon trigger acceptance to |η|<2.4 when low quality CSC tracks included
 - Installed into ORCA

Self-trigger capability (for beam tests and slice tests)

- A Level-1 Request signal can be generated based on the presence of a track for beam test use
- Goes onto bussed backplane to a specially modified CCB2001, then out front-panel



Track-Finding Test Validation

- Downloaded random data and simulated muon data into 512 BX input FIFO, read-back and compare output FIFO
 - No discrepancies in 1.2M random events
 - No discrepancies in 13K single muon events, or 4K triple muon events (3 single muons piled up)
- Complete functionality test passed
 - Utilizes bi-directional capability of SR/SP links
 - Input FIFO → Optical loopback → Front FPGA → LUTs → Track-Finding → output FIFO (all 15 links)
- Also checked behavior during 2004 beam test by comparing logged output against emulation based on logged inputs
 - Perfect agreement for 150K events



Implementation of a "halo muon" trigger


- To identify through-going muons parallel to beam axis simultaneously with collision muons (but at reduced rank)
- Logic still needs writing, once simulation study performed to determine appropriate criteria (must reconvert η back to WG)
 - Trivial to implement a stand-alone halo muon trigger by just changing η LUT contents (as at beam test)
- Improvements to P_T assignment
 - Simulation studies continue to show ways to improve efficiency and rate reduction capability
 - New statistical approach to \mathbf{P}_{T} assignment
 - Usage of LCT pattern (bend angle) to identify low P_T muons
 - TeV muon recovery logic (trajectory cleaning with 4 stations to remove bad hits from showers)
 - Added as developed (student projects)



CSC Track-Finding Logic & Latency

SPO2 Simulated Timing







CSC Trigger Latency

 $32 bx (\pm 1 bx)$

57 bx

- Measured with scope during 2003 beam tests:
 - From CSC to MPC input:
 - From the CSC to SR/SP input: (includes 90 m fiber, 18 bx delay)
- Estimated latency for output of SP:
 - Add 11 bx for SR/SP processing: 68 bx
- Estimated latency for output of Muon Sorter:
 - Add 7 bx for backplane + sorting: 75 bx
- Total compares well with 73.5+1 bx projected in TDR
 - (+1 bx for TOF delay)
- Expect to save additional ~7 bx with "Virtex-2" TMB
- Estimated latency to send CSC data to DT TF:
 - ◆ 1bx TOF + 57bx + 5bx for SR + 2bx cable: 65 bx <u>7 bx</u> = 58 bx
 - Nearly aligned with DT data at DT TF: 54 bx according to TDR



Interface Tests

MPC to SR/SP

- Validated with optical link tests on bench and at beam tests
- Two MPCs (two crates) to SR/SP demonstrated @ beam test '04


SR/SP to Muon Sorter Test

- Data successfully sent from SP to Muon Sorter on bench and received properly. Read-back of winner bits also correct.
 - Tested 10/12 slots on custom GTLP backplane
- Tested at beam test '04, read back of winner bits OK
 - Full chain test from CSCs,
- Two SP to MS also tested at beam test (not checked yet)
- Clock and Control Board (TTC interface)
 - Both CCB2001 and CCB2004 (with TTCRq) tested and work with SR/SP
 - Issue with orbit signal under investigation
- DT/CSC Data Exchange Test
 - Demonstrated to work during Sept'03 in both directions, with only a few minor problems with swapped bits, connectors, and dead chips
 - New transition card designed and tested in loop-back mode



First DT/CSC Integration Tests

DT TF transition card **CSC TF transition card** \leftrightarrow





DT/CSC Transition Card Test

- While we were waiting for beam to start at CERN, we managed to test a new DT/CSC transition card for the Track-Finder
 - New design solves connector space problem
 - Tester board allows loopback test without DT Track-Finder
 - Data pumped from input FIFO to output FIFO on SP
- Data test succeeded, except for 1 broken backplane pin
- Next step:
 - Second integration test with DT TF (Oct.'04 or later)
 - Janos Ero reports new PHTF is partly assembled and tests are beginning





DAQ Interface

- Current SR/SP DAQ output used at beam tests is through VME readout
- Final version will be read out through a DDU board via SLINK
 - One output optical link per SP \Rightarrow 12 links / DDU (out of 15)
 - DDU slot included on TF backplane
- Earlier agreement was that we would wait until new OSU DDU design is ready before working on SP-DDU tests, and not hold up SR/SP production
 - New DDU has been produced, but still to be tested in DAQ system at upcoming beam test
- Estimate for firmware development + testing is 3 months once documentation from OSU is available
- Software may be in good shape since DDU already supported by EMU in XDAQ environment



Full CSC Track-Finder DAQ Data Format

Table 4: SP02 DAO Data Format

Full (i.e. final) DAQ output format of CSC SR/SP specified

- CSC Track-Finder logs all input and output data for several BX around L1A (7 BX max)
 - Zero suppression capability (valid pattern)
 - Includes MS winner bits
- Implemented in firmware, and tested at beam test
- Data unpacking software written
 - All TF test studies based on it

		SP	02 I	QAQ	Dat	ca F	orn	at										
							_			Data	bit <i>s</i>							_
Data Word	Description	Comment for Zero Supression bit = 1	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	DS	D4	D3	D2	D1	D
			E	ven	t He	ade	r											
HD0	Event Configuration Word	Always present		01	¢F		PT	LUT	MB Active	FRONT_FPGA Active					Zero Supr.	1	#_of_E	ж
HD1	BC	Always present		01	<f< td=""><td></td><td colspan="10">Bunch Counter</td><td></td><td></td></f<>		Bunch Counter											
HD2	EC_LSB	Always present		0:	cF		Event Counter LSB											
HD3	EC_MSB	Always present	0xF			Event Counter MSB												
		FRONT Data Block	[1]	for	(BX	(= 1	Bunc	h Co	ount	r_v	alu	e)						
FAB 0	Muon Valid Pattern bits for Zero Suppression	if (#_of_B X) > 0	0	ME4C	ME4B	ME4A	ME3C	ME3B	меза	ME2C	ME2B	MB2A	MELF	ME1E	ME1D	ME1C	ME1B	ME
FAB1	Synch Error bits	and at least one Active FRONT FPGA	0	ME4C	ME4B	ME4A	ME3C	ME3B	MEDA	Mag	MEST	MB2A	MELF	MELE	MB1D	MEIC	ME1B	ME
	(as they come from MPC)	_		MP4C	MB4D	MP4H	PIESC	PIESD					PIELF	METE	PIBID	METC	PIETD	PIE
FAB2 FAB3	track stub	if $(\#_of_BX) > 0$, (F1 Active) = 1 and VP[MEIA] = 1	if (((_of_RX) > 0, MELA Frame 1 data															
FAB3	track stub		1 ME1A Frame 2 data ME1B Frame 1 data															
FAB4 FAB5	track stub	if (#_of_BX) > 0, (F1 Active) = 1 and VD[HE18] = 1	MELB Frame 1 data MELB Frame 2 data															
FAB5 FAB6	track stub		MELE Frame 2 data MELC Frame 1 data															
FAB5	track stub	<pre>if (#_of_BX) > 0, (F1 Active) = 1 and VP[ME1C] = 1</pre>																
FAB /	track stub		MELC Frame 2 data MELD Frame 1 data															
FAB9	track stub	(F2_Active) = 1 and VP[MEID] = 1																
FAB10	track stub	-	if (# of EX) > 0, MELD Frame 2 data MELD Frame 1 data															
FAB11	track stub	(F2_Active) = 1 and VP(ME1E] = 1																
FAB12	track stub	if (# of BX) > 0.	MELE Frame 2 data MELE Frame 1 data															
FAB13	track stub	(F2_Active) = 1 and VP[HE1F] = 1							MEL	Fran	e 2 d	ata						
FAB14	track stub	if (#_of_BX) > 0,									e 1 da							
FAB15	track stub	(Fi_Active) = 1 and VP[HE2A] = 1							ME22	Fran	e 2 d	ata						
FAB16	track stub	if (# of BX) > 0,							ME21	8 Fran	e 1 da	ata						
FAB17	track stub	(F3_Active) = 1 and VP[ME28] = 1																
FAB18	track stub	if (#_of_BX) > 0,	if (%_of_nx) > 0, ME2C Frame 1 data															
FAB19	track stub	(F3_Active) = 1 and VP[ME2C] = 1																
FAB20	track stub	if (#_of_BX) > 0,							ME32	Fran	e 1 d	ata						
FAB21	track stub	(F4_Active) = 1 and VP[ME3A] = 1																
FAB22	track stub	if (#_of_BX) > 0,							ME31	8 Fran	e 1 da	ata						-
FAB23	track stub	(F4_Active) = 1 and VP[ME3B] = 1							ME31	8 Fran	e 2 di	ata						
FAB24	track stub	if (M_of_BX) > 0,		_							e 1 da							_
FAB25	track stub	(F4_Active) = 1 and VD[ME3C] = 1									e 2 da					_	_	_
FAB26	track stub	if (#_of_BX) > 0,									e 1 da							_
FAB27	track stub	(F5_Active) = 1 and VD[ME4A] = 1									e 2 da							
FAB28	track stub	if (#_of_BX) > 0,									e 1 da							
FAB29	track stub	(F5_Active) = 1 and VD[HE4B] = 1									e 2 da							
FAB30	track stub	if (#_of_BX) > 0,									e 1 da							
FAB31	track stub	(F5_Active) = 1 and VP[ME4C] = 1							ME40	Fran	e 2 da	ata						

SPBO	Modified Synch Error bits (as SP gets it)		SP_Data_Block[1] for (BX = Bur 0 ME4C ME4B ME4A							ME3B	мвза	ME2C	MB2B	MB2A	MB1P	ME1B	MB1D	ME1C N	81.6
SPB1	MB non-zero Quality and Track Mode bits	if (#_of_EX) > 0		_EXX) > 0 0 MB1D MB1A MODE[3]									MODE [2]			MODE [1]			
SPB2	track stub	if (#_of_NX) > 0,		MBIA Frame 1 data															
SPB3	track stub	(HB_Active) = 1 and Quality(HB1A) > 0		 MB1A Frame 2 data 															
SPB4	track stub	if $(H_of_BX) > 0$, (HB_Active) = 1 and Quality(HB1D) > 0		MB1D Frame 1 data															
SPB5	track stub			 MB1D Frame 2 data 															
3986	let track data			MS[1] Frame 1 data															
SPB7	let track data	if MODE[1] > 0			MS[1] Frame 2 data														
SPB8	lst track ids's				MS[1] Frame 3 data														
SPB8a	PT data	if MODE[1]	> 0 and	PT_LUT = 1								1] Fra							
SPB10	2nd track data				MS[2] Frame 1 data														
SPB10	2nd track data	if HODE[2] > 0																	
SPB11	2nd track ids's			MS[2] Frame 3 data															
SPB11a	PT data	if MODB[1]	> 0 and	$PT_LUT = 2$															
SPB12	3rd track data		MG[3] Frame 1 data																
SPB13	3rd track data	if	if MODB[3] > 0 MS[3] Frame 2 data																
SPB14	3rd track ide's		MS[3] Frame 3 data																
SPB14a	PT data	if MODE[1]	> 0 and	$PT_LOT = 3$							MS [3] Fra	me 4 d	lata					
	FRONT D	ata Blo	ck[#	of BX]	for	(BX	= B	unch	1 Co	unte	r Va	alue	+ 1	t of	ВX	- 1)		



- Average SR/SP event size @ beam test with 4 CSCs was 88 bytes with zero suppression and headers
- Early LCT simulation studies (Cousins et al.) show an occupancy of about 0.9 LCT/BX @ high lumi
 - Neglecting neutron-induced LCTs
- Suppose L1 trigger menu is 50% jets (CSC occup ~ 0.5) and 50% single muons (× 50% in endcap × 4 LCTs), and assume pile-up is 0.9 × 3 BX readout ⇒ 4 LCTs/L1A
- TF crate DAQ Bandwidth = 88 bytes × 100 kHz = 9 MB/s
 - Well within the 200 MB/s specification of the SLINK out of the one DDU in the TF crate
 - Bandwidth to tape @ 100 Hz \Rightarrow 9 kB/s



Production and Test Plans

- Will assemble 1 or 2 boards first as pre-production prototype and test before launching full production (12 SR/SP + 3 spare)
 - To begin October 2004
 - Lev currently scheduled to arrive @ UF Sept. 23
- Each of the prototype tests (optical link PRBS tests, LUT tests, TF logic, etc.) will become standard tests for the production modules
 - We have a suite of tests in our XDAQ-based software with a JAVA interface
 - Initial testing will be performed by engineer (Lev) or students (Kotov, Gray/Park)
 - Encountered problems will be addressed by our engineers

Integration tests at CERN to be led by a postdoc to be hired



Schedule

- SR/SP:
 - Schematics ready Sept.5
 - Layout ready Sept. 26
 - Production to launch Oct. '04
 - First pilot samples for testing available mid-November
 - Assume about 1 month for thorough testing
 - Rest of main board production to commence by Jan. '05
 - Production complete Feb. '05
 - Production tests complete Apr. '05
- TF backplane:
 - Above tests performed with existing prototype backplane, launch TF backplane production if OK
 - Complete by Mar. '05
- DT/CSC transition card:
 - To proceed after second prototype tests with DT TF
- Ready for tests with new boards at Bat. 904 Apr. '05



Possible Negative Impacts on Schedule

October 25 ns beam test

 Currently I do not plan to send an engineer (Lev), unless entry to U.S. is delayed and a meeting at CERN is useful for production discussions as well

DT/CSC test

- Latest PHTF prototype is fabricated and partly assembled. I previously judged Vienna's schedule to be ready for 25 ns beam test (and subsequently our interface test) to be too aggressive, but it appears J.Ero is still counting on a test in October.
- If test is really feasible this year, plan could be to launch SR/SP main board production, and while waiting for boards to return try to conduct test at CERN (visa issues remain though)



Tests to be done at Prevessin needs clarification

- Full chain tests from CSC to MS have been performed on the bench in the U.S. and particularly at beam tests at CERN
- With respect to SR/SP, remaining tests include
 - SP-DDU: can be done on bench in U.S.
 - DT-SP: second test with new DT TF and new DT/CSC card can be done on bench at UF or CERN or Prevessin
 - SP-DAQ: FMM path to Global Trigger, at Previssin? at UX5?
- Slice Tests at SX5 will be useful to enable more than 2 MPCs in more than two PCs to connect to TF crate
 - But it is hard to imagine how we will ever test more than one sector (>1 SP) before installation in UX5
- Nevertheless, there is certainly a lot of software to be written for trigger configuration, monitoring, emulation, and analysis



SR/SP Budget Estimate

Detailed, conservative, cost estimate performed

- FPGAs: \$4.1K/board, \$49K total, \$66K in Project
 - Main FPGA: \$1.1K/chip, 20 procured with TMB order
 - Others + EPROMs: \$3.0K
- Optics: \$1.4K/board, \$17K total, \$45K in Project
 - Working on ordering remaining quantity of original part # (Pin compatible replacement also available, but not tested)
 - TLK included
- Misc: \$2.0K/board, \$24K total, \$55K in Project
 - Includes LUTs, mezzanine and transition cards
- Setup, Fab., Ass.: \$6K/board, \$72K total, \$70K in Project
 - Main board + mezzanine + transition cards
- Estimated total: \$14K/board
- Sum of Project: \$20K/board



Spares

Project has budget of \$58K for spares in addition to production costs

- We would like to assemble 4 spares + parts for 2 more given the small number of boards involved
- Critical parts ordered or in hand already
 - Optical components
 - Need (12+4+2 boards)*(15+1 links) = 288 for SR/SP
 - Rice wants 220 for MPC, including spares
 - We will try to order about 500 total for both projects, currently ordered last 409 from one vendor
 - Main FPGA (on mezzanine card)
 - We have 17 in hand, with original agreement for 20 from Jay
 - This should be enough for SR/SP and MS
 - P_T LUTs
 - Minimum quantity was 72, used 9 for SP2002, we need 54 more for 12+6 boards, so plenty of spares



TF Backplane Budget

 Allocated budget of \$22K should be sufficient for production of backplane and spares (2)




Interface to Configuration & Testing

X→ The (soon to be world famous) TrackFinder GU	Board Window for SP in Slo	112		de la companya de la	
File Edit View About	Load Firmware Load LUTs	1			verify feature
	Local Phi	Browse	🗌 🗌 Load	🗌 Verify	· • • = = - j = • • • • • • • •
	Global Phi ME1a	Browse	🗌 Load	🗌 Verify	
📍 crate TrackFinderCrate (http://cmsdaq01:400)	Global Phi ME1b	Browse	🗌 🗌 Load	🗌 Verify	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Global Phi ME2	Browse	📃 🗌 Load	🗌 Verify	
P U Slot 16	Global Phi ME3	Browse	🗌 🗌 Load	🗌 Verify	
board ClockAndControlBoard	Global Phi ME4	Browse	🗌 Load	🗌 Verify	
Ø.,	Global Phi MB1a	Browse	🗌 🗌 Load	🗌 Verify	
P U Slot 21	Global Phi MB1b	Browse	🗌 🗌 Load	🗌 Verify	
board sectorProcessor2002	Global Eta ME1a	Browse	🗌 🗌 Load	🗆 V ท	
	Global Eta ME1b	Browse	🗌 Load	🗌 Verify	
	Global Eta ME2	Browse	🗌 🗌 Load	🗌 Verify	
	Global Eta ME3	Browse	🗌 Load	🗌 Verify	
	Global Eta ME4	Browse	🗌 Load	🗌 Verify	
	PT	Browse	🗌 Load	🗌 Verify	
oards /			d Window fo irmware 1	or SP in Slot 1 .oad LUTs	2 r ^K Z Browse
Higher level SP02		Slo	L 12	Loa	Chain:dNo Activity
command panel <i></i> windows					

Java interface to XDAQ-based software framework



XDAQ Partitioning





GUIDriver and TFDriver are standard XDAQ executives

This setup allows other XDAQ executives, i.e. PeripheralCrateController, to communicate with the TF crate using the TFDriver



Backend: System Interface

 Backend is also able to make calls to <u>console programs</u> of the TrigDAQ package (only if TFGUI is running on the TF PC)

 Controlled through one class for easy maintenance and possible extensions

```
🗑 🛏 emacs@localhost.localdomain
                                                                                                                                 • 0 ×
File Edit Options Buffers Tools Java Help
Op×GB>+BBQ3B?
       public static void execute (java. lang. String cmd, javax. swing. JTextArea textarea, javax. swing. JLabel working)
           cmdThread myThread = new cmdThread(cmd, textarea, working);
           myThread.setPriority(java.lang.Thread.MIN PRIORITY);
           myThread.start():
   class cmdThread extends java.lang.Thread
       public cmdThread(java.lang.String cmd, javax.swing.JTextArea txtarea, javax.swing.JLabel working)
           command = cmd:
           textarea = txtarea;
           notify = working;
       public void run()
          Process p = null;
Runtime r = Runtime.getRuntime();
           java. lang. String retval = "";
               retval = "";
               notify.setText("Loading!");
               notify.setForeground(java.awt.Color.RED);
               p = r.exec(command);
               InputStream in = p.getInputStream();
               int c;
               while ((c = in.read()) != -1)
                   retval += ((char)c);
                   textarea.append(retval);
                   retval = "";
               notify.setText("DONE!");
               sleep(3000);
               notify.setText("No Activity");
               notify.setForeground(java.awt.Color.BLACK);
           catch (Exception e)
               textarea.append("error executing " + command);
       java. lang. String command;
       javax. swing. JTextArea textarea;
       javax. swing. JLabel notify;
```



The Integrated EMU GUI

X-⊯ EMU Commander (the TFGUI-RunControl Love	e Child)	
File XDAQ Edit View Help		
 crate TTC Crate (http://acosta1:40000) crate TrackFinder Crate (http://acosta1:40000 crate Peripheral Crate (http://geurts1:40100) 	XDAQ output for host: acostal:40000 rf² 06-05-04 15:23:24,834 [1024] INFO [137, 138, 176, 241:40000 06-05-04 15:23:24,860 [1024] INFO [137, 138, 176, 241:40000 06-05-04 15:23:24,861 [1024] INFO [137, 138, 176, 241:40000 06-05-04 15:23:24,861 [1024] INFO [137, 138, 176, 241:40000 06-05-04 15:23:24,865 [1024] INFO [137, 138, 176, 241:40000 06-05-04 15:23:24,865 [1024] INFO [137, 138, 176, 241:40000 06-05-04 15:23:24,867 [1024] INFO [137, 138, 176, 241:40000 06-05-04 15:23:24,867 [1024] INFO [137, 138, 176, 241:40000 06-05-04 15:23:24,862 [1026] INFO [137, 138, 176, 241:40000 06-05-04 15:23:26,82 [1026] INFO [137, 138, 176, 241:40000 06-05-04 15:23:26,121 [1026] INFO [137, 138, 176, 241:40000 06-05-04 15:23:26,121 [1026] INFO [137, 138, 176, 241:40000	
The Track-Finder GUI has	GUIDriver XDAQ module \$Revision: 1.8 \$	Struct XML:
been extended to include		Hardware Config File:
the XDAQ-based run	Taining DUU::end BXR and EVTCNTRST	Set Run Type:
control system	CCB: Start Trigger CCB BCO CCB: BX-zero CCB: Enable TTC control	Choose Command: uckeyeShiftTest Choose Board: DAQMB
Controls 4 crates:	CCB: CSRB1(read)=0xdff9changed to CSRB1(set)=0xdff8 CCB: Enable L1A CCB: CSRB1=0xdf70 TAKING DATA CCB: Disable L1A CCB: Disable L1A	Stot Number. Crace Number. Read XML File: Setup Start Stop Execute
2 Peripheral crates,	CCB: CSRB1=0xdff8 CCB: disable CCB: disable TTC control CCB: Stop Trigger	Events: 1500 Type: Uninit Run #: 0 Status: Ready
Track-Finder crate,	data taking disabled	-1
TTC crate	XDAQ output for host: acostal:40100 JCSR1/1 S/CSR1/1 Enabledi	DAQ errors for host: acosta1:40100
Evolving to become a	Disabling TF and TTC Crates! 3/B_GO_3_MODE/11 3/B_GO_2_MODE/11 3/B_GO_1_MODE/11 3/B_GO_0_MODE/11 3/CSR1/0	
Slicetest control	3/L1AR/12 3/L1AR/12 12/CSRB1/57080 12/CSRB1/57080 10/VM/MA/CSR_FCC/256 10/VM/MA/CSR_FCC/0	
	10/VM/MA/CSR_FCC/0	
i i i i i i i i i i i i i i i i i i i	Konsuror A Konsur	



UF Personnel

- Professors
 - Darin Acosta
- Engineers
 - Alex Madorsky
- Collaborating engineers (PNPI)
 - Victor Golovtsov, Lev Uvarov
- Postdocs
 - Rick Cavanaugh, Holger Stoeck (part-time, software and test-stand)
 - Dedicated new hire (CERN-based postdoc for tests, commissioning, M&O, software and simulation)
- Graduate Students
 - Bobby Scurlock, Khristian Kotov (hardware, software, simulation)
- Undergraduate Students
 - Lindsey Gray, Nick Park (software)
 - Evan Kim, Cathy Yeh (simulation)



Other Personnel

SR simulation:

• R. Cousins, J. Mumford, and S. Valouev



CSC Track-Finder Milestones

CSC	Bckpl	Proto tested	Sep-02	Delay: Jun-04	Done
CSC	SR/SP	Proto tested	Mar-03	Delay: Jun-04	
CSC	SR/SP-M	IPC-CCB Tested	Jun-03	Delay: Jun-04	
CSC	Bckpl	Prod. done	Mar-04	Delay: Oct-04	
CSC CSC CSC	SR/SP Bckpl SR/SP	Prod. done Prod. tested Prod. tested	Jun-04 Aug-04 Nov-04	Delay: Jan-05	Delayed to Feb-05 Delayed to Apr-05