Generation of Second and Fourth Harmonic Signals Using a Balanced Colpitts Oscillator With a Patch Antenna

Eunyoung Seok, *Member, IEEE*, Dongha Shim, *Student Member, IEEE*, Daniel J. Arenas, David B. Tanner, and Kenneth K. O, *Senior Member, IEEE*

Abstract—A Colpitts oscillator that generates signal at 589 GHz using both phase superposition and nonlinearities of components is demonstrated in a 0.12 μm SiGe BiCMOS process. This approach increases the ratio between fourth and second order harmonic power levels by more than 2 dB compared to that obtained using only linear phase superposition. The output power of this circuit with the highest operating frequency for transistor based signal generators is -37.7 dBm.

Index Terms—Colpitts oscillator, on-chip patch antenna, SiGe.

I. INTRODUCTION

terahertz portion of (300 GHz-3 THz) for radars, remote sensing, advanced imaging, and bio-agent and chemical detection [1], [2] have been extensively studied. The terahertz frequencies provide several advantages for sensing and communication systems such as high spatial resolution and a wide bandwidth for increased communication rate. A key component of these systems is a low-cost and reliable signal source. Use of silicon technology can reduce costs of terahertz systems and has the potential to open up this part of spectrum to moderate and high volume applications. This letter reports a 0.12 μ m SiGe BiCMOS Colpitts oscillator, extracting the fourth harmonic signals of 589.35 GHz using a combined method of phase superposition and nonlinearity of the transistors [3]-[7], achieving the highest frequency obtained from a monolithic integrated circuit known to date.

II. DESIGN

The circuit schematic of Colpitts oscillator is shown in Fig. 1. The schematic is the same as that for a push-push oscillator

Manuscript received January 26, 2010; revised May 07, 2010; accepted June 21, 2010. Date of publication August 30, 2010; date of current version October 06, 2010. This work was supported in part by DARPA N66001-05-C-8013.

E. Seok was with the Electrical and Computer Engineering Department, University of Florida, Gainesville, FL 32611 USA. He is now with Texas Instruments, Inc., Dallas, TX 75266 USA (e-mail: eyseok@ti.com).

D. Shim is with the Electrical and Computer Engineering Department, University of Florida, Gainesville, FL 32611 USA (e-mail: dongha@ufl.edu).

D. J. Arenas and D. B. Tanner are with the Department of Physics, University of Florida, Gainesville, FL 32611 USA (e-mail: arenas@phys.ufl.edu; tanner@phys.ufl.edu).

K. K. O was with the Electrical and Computer Engineering Department, University of Florida, Gainesville, FL 32611 USA. He is now with Texas Analog Center of Excellence, Department of Electrical and Computer Engineering, University of Texas, Dallas, TX, 75080 USA (e-mail: kko@tec.ufl.edu).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LMWC.2010.2058096




Fig. 1. Schematic of a THz antenna-loaded oscillator at quadruple order.

that uses linear phase superposition of two phases with 180° difference [5], [6] to increase the output frequency of circuits beyond the unity available power gain frequency (f_{max}). The fundamental resonators operate at one half of the normal desired output frequency, which increases the quality factors of both inductor and varactor. This lowers phase noise and increases power higher efficiency. The common collector series resonator topology efficiently generates negative resistance at millimeter-wave frequencies [8]. Transmission line, TL₉, C₁, base-emitter junction capacitance of transistor Q_1 , transmission line TL_{10} , C_2 and base-emitter junction capacitance of transistor Q_2 determine the resonant frequency of fundamental oscillation. At the center point P₁, the fundamental odd mode components is canceled, which makes the point (P2) virtual ground. The second and fourth harmonics can be extracted from P_2 . The resistor R_2 is larger than the even mode negative resistance due to the transistors, and suppresses the even mode oscillation. When the collector currents are increased by increasing the base-emitter voltage, the transistors Q_1 and Q_2 can enter into the saturation region during parts of an oscillation cycle. The




Fig. 2. Simulated waveform (Top) at P_2 when $V_{\rm CC}=1.5$ V and $I_{\rm CC}=10.0$ mA, and the ratio between the fourth and second harmonic (bottom) of the voltage at P_2 .





Fig. 3. Cross section (a) and attenuation of transmission line (b).


non-linearity associated with this generates the fourth order harmonic at the common mode nodes. Fig. 2 shows the simulated waveform (top) at P_2 when $V_{\rm CC}=1.5~\rm V$ and $I_{\rm CC}=10.0~\rm mA$.

Fig. 2 also shows the simulated ratios between the voltages for the second and fourth order harmonics (bottom). The power level of fourth order harmonic can be as high as \sim 6 dB below that for the second order push-push output. This is \sim 2 dB higher than that can be generated using the ideal line are phase superposition [3], [4].

III. FABRICATION AND MEASUREMENTS

The circuits were implemented using a 0.12 μm SiGe HBT foundry process. This process supports a high performance n-p-n HBT with f_T of 200 GHz, $f_{\rm max}$ of 240–290 GHz. The emitter length and width of transistors Q_1 and Q_2 are 4 and 0.12 μm . The transmission line structure for matching is shown in Fig. 3. The ground plane is formed with multiple metal layers with total thickness of $\sim\!\!0.4~\mu m$. The thick top metal layer is








Fig. 4. Patch antenna (a), antenna input impedance (b), antenna gain at 300 and 600 GHz (c).

used as the signal line to minimize losses. The thickness of dielectric layer between the signal line and ground plane is about 9 μ m. The width of the signal line is 4 μ m and the characteristic impedance is 66 Ω . The HFSS simulated attenuation constants of the transmission lines are about 1400 dB/m at 300 GHz and 1800 dB/m at 600 GHz. The on-chip patch antenna consists of a patch space and a ground plane. The ground plane shields the antenna from the lossy silicon substrate and makes the antenna




Fig. 5. Output spectrum measured using an FTIR when $V_{\rm CC}=1.7$ V and $I_{\rm CC}=8$ mA.




Fig. 6. Measured output power versus bias current.




Fig. 7. Die photograph.

characteristics less dependent on nearby metal structures. The patch length is about half wavelength at 294 GHz. The patch size is $240 \times 240 \ \mu \text{m}^2$ (Fig. 4(a)). The thick top metal layer is used to form the patch. The total metal thickness for the ground plane is about 1.2 μ m. The separation between the patch and ground plane is about 4 μ m. Slots are added to satisfy the design rules, and metal layers shunted with vias are used to minimize loss caused by the slots. Overlapping of slots on adjacent metal layers is avoided to increase shielding. The simulated peak gain of patch antenna is about 0.8 dB and efficiency is 20% around 300 GHz. Near 600 GHz, the antenna performance is also reasonable because 240 μ m is approximately a wavelength. The peak gain is 1.7 dB and efficiency is 42%. The input impedances at 300 and 600 GHz are 8 and 26 Ω . The Patch antenna is simulated using the Ansoft High Frequency Structure Simulator (HFSS). The simulated radiation patterns at 300 and 600 GHz are shown in Fig. 4(c). A Bruker 113 V Fourier transform infrared spectroscopy (FTIR) system has been used for the characterization of oscillators [5]. A silicon bolometer and 5 mil Mylar beam splitters are used to increase the sensitivity of the interferometer. For the absolute power measurement, the circuit is placed directly at the input of the bolometer. The optical responsivity of the silicon bolometer (HD-3) from Infrared Laboratories is 1.1×10^4 V/W. Fig. 5 shows the measured spectrum. The circuit was measured at $V_{\rm CC}=1.7$ V and $I_{\rm CC}=8$ mA or power consumption of 13.6 mW. The corresponding power levels for the second order (294.72 GHz) and fourth order (589.35 GHz) harmonics are -28.8 dBm and -37.7 dBm.

The measured power efficiency is 0.01 and 0.0013% for the second and fourth harmonics. Despite the fact that the antenna gain perpendicular to the patch is low at 600 GHz, because of the measurement configuration, the power transmitted off-axis is detected by the bolometer.

The spectrum also includes power at the third order harmonic frequency (441.99 GHz). Presently, its origin is not well understood. However, its output power level is -31.5 dBm. Fig. 6 shows the measured output power versus the supply current, $I_{\rm CC}$. When the bias current changes from 7 to 8 mA, the second order harmonic power changes from -34.4 to -28.8 dBm. The power of fourth harmonic at 589.35 GHz varies from -40.4 to -37.7 dBm. The third harmonic output power is relatively constant around -33 to -31 dBm over the same current range. At low current levels, the third order harmonic power is higher than that of the second order. Fig. 7 shows a die photograph of the circuit. The area of the circuit is $500\times940~\mu\text{m}^2$. The matching at P_2 and the antenna can be better optimized to improve the output power at 589 GHz and to attenuate the other harmonics.

IV. CONCLUSION

A Colpitts oscillator fabricated in a 0.12 μm SiGe BiCMOS technology generates signals at 589.35 GHz using a combination of phase superposition and nonlinearities of circuit elements (saturation of transistors). This can increase the ratio between fourth and second order harmonic power levels by more than 2 dB compared to that obtained using linear phase superposition. The output power level is -37.7 dBm and 589.35 GHz is the highest frequency for signals generated by transistor circuits in any process technologies.

REFERENCES

- [1] P. H. Siegel, "Terahertz technology," *IEEE Trans. Microw. Theory Tech.*, vol. 50, no. 3, pp. 910–928, Mar. 2002.
- [2] D. L. Woolard, E. R. Brown, M. Pepper, and M. Kemp, "THz frequency sensing and imaging, a time of reckoning future applications?," *Proc. IEEE*, vol. 93, no. 10, pp. 1722–1743, Oct. 2005.
- [3] S. Yen and T. Chu, "An N-th harmonic oscillator using an N-push coupled oscillator array with voltage-clamping circuits," in *IEEE MTT-S Int. Dig.*, Jun. 2003, vol. 3, pp. 2169–2172.
- [4] D. Huang, T. R. LaRocca, L. Samoska, A. Fung, and M.-C. F. Chang, "324 GHz CMOS frequency generator using linear superposition technique," in *IEEE ISSCC Tech. Dig.*, Feb. 2008, pp. 476–477.
- [5] E. Seok, C. Cao, D. Shim, D. Arenas, D. Tanner, C.-M. Hung, and K. K. O, "410-GHz push-push oscillator with a patch antenna in CMOS," presented at the ISSCC, Feb. 2008.
- [6] A. M. Pavio and M. A. Smith, "A 20–40 Ghz push-push dielectric resonator oscillator," *IEEE Trans. Microw. Theory Tech.*, vol. 33, no. 12, pp. 1346–1349, Dec. 1985.
- [7] R. Wanner, R. Lachner, G. R. Olbrich, and P. Russeer, "A SiGe monolithically integrated 278 GHz push-push oscillator," in *Proc. Int. Microw. Symp.*, Honolulu, HI, Jun. 2007, pp. 333–336.
- [8] K. W. Kobayashi, A. K. Oki, L. T. Tran, J. C. Cowles, A. Gutierrez-Aitken, F. Yamada, T. R. Block, and D. C. Streit, "A 108-GHz InP-HBT monolithic push-push VCO with low phase noise and wide tuning bandwidth," *IEEE J. Solid-State Circuits*, vol. 34, no. 9, pp. 1225–1232, Sep. 1999.