THz power generation beyond transistor *f*_{max}

17

Dongha Shim¹, Eunyoung Seok², Daniel J. Arenas^{3,4}, Dimitrios Koukis⁴, David B. Tanner⁴ and Kenneth K. 0⁵

¹MSDE Programme, Seoul National University of Science & Technology (SeoulTech), Seoul, Korea ²Texas Instruments, Inc., Dallas, TX, USA ³Physics Department, University of North Florida, Jacksonville, FL, USA ⁴Physics Department, University of Florida, Gainesville, FL, USA ⁵Department of Electrical Engineering, University of Texas at Dallas, TX, USA

CHAPTER OUTLINE

17.1	Multiple-Push Oscillators		
17.2	Sub-terahertz CMOS Push-Push Oscillator		
	17.2.1 Design Considerations		
	17.2.2 Quasi-optical Measurement	470	
	17.2.3 Experimental Results	473	
17.3	Quadruple-Push Oscillator in CMOS		
	17.3.1 Design Considerations	476	
	17.3.2 Measurement Results		
17.4	Summary		
Refer	References		

The sub-terahertz (sub-THz) region is typically defined as the portion of an electromagnetic spectrum in the frequency range of ~ 100 GHz to ~ 1 THz. The electromagnetic fields and wave propagation in this frequency range have remarkable properties, particularly suitable for sensing, imaging, and communication applications [1,2]. Until recently, however, the frequency region has remained as a part of the last unexplored spectrum (the so-called 'THz gap') due to the lack of low-cost, integrated source and detector technology. With advances in photonic and electronic components, this part of the spectrum is progressively becoming more accessible and newer applications for imaging, medical, industry, security, and communication are emerging.

Existing sub-THz spectroscopy systems rely on discrete electronic components coupled together using a bulky waveguide assembly or complex assemblies of optical components (Figure 17.1) [3]. As a result, these systems can be very expensive and non-portable, which makes its application space very limited.

RF and mm-Wave Power Generation in Silicon. DOI: http://dx.doi.org/10.1016/B978-0-12-408052-2.00017-7

462 CHAPTER 17 THz power generation beyond transistor f_{max}



FIGURE 17.1

Conventional optoelectronic spectrometer [3].



FIGURE 17.2

Projected performance requirements of NMOS transistors from 2011 International Road Map for Semiconductors [5] and the data from the literature.

The use of CMOS technology to implement highly integrated sub-THz systems can radically lower the cost and size by eliminating the costly optical and discrete electronic components opening up a new range of potential applications not accessible due to cost and size limitation.

While traditionally digital CMOS technologies have not been used for sub-THz frequency applications, in recent years, significant improvement in high-frequency performance of CMOS technology have made it possible to consider CMOS as an alternate means for implementing sub-THz wave systems. The scaling of CMOS technology has resulted in transistor cutoff frequency (f_T) and unity maximum available power gain frequency (f_{max}) reaching up to 360 and 450 GHz, respectively [4]. Figure 17.2 shows the projected f_T 's and f_{max} 's for NMOS transistors predicted by the 2011 International Roadmap for Semiconductors [5]. By 2016, the projected NMOS unity power gain frequency (f_{max}) is expected to reach



FIGURE 17.3

Conceptual diagram of the sub-THz on-chip spectrometer in CMOS [7].

 \sim 600 GHz. Such transistors will provide greater flexibility to implement and improve circuits and systems operating at sub-THz frequencies.

The integration of efficient transmitters, detectors, and on-chip antennas [6] as well as baseband digital signal processing (DSP) circuits in CMOS can enable single-chip realization of compact and affordable THz systems. This can lead to the emergence of moderate-to-high-volume and low-to-moderate-cost sub-THz applications for a wide range of fields. As an example, a single-chip sub-THz spectrometer conceptually illustrated in Figure 17.3 could be implemented using a CMOS technology for critical application in sensing, quality control and security. In order to enable spectral analysis in the sub-THz range, the transmitter consists of a tunable sub-THz-frequency generator and an on-chip antenna (or resonator) while the receiver includes an on-chip antenna, a detector, or a mixer followed by a low-noise amplifier/filter and an A/D converter (ADC).

One of the key components for sub-THz systems is, therefore, the signal generator or oscillatory source on chip. This chapter describes the implementation of sub-THz CMOS oscillators using multiple-push techniques to extract power at frequencies beyond $f_{\rm max}$ [8,9]. Detailed design considerations and measurement results will be discussed for a 410-GHz push-push oscillator and a 553-GHz quadruple-push (four-push) oscillator in CMOS.

17.1 MULTIPLE-PUSH OSCILLATORS

The design approaches in Figure 17.4 illustrate the typical techniques for on-chip signal generation in the mm-Wave and sub-THz frequencies. The first approach



Design approaches for mm-Wave and sub-THz oscillators: (a) fundamental oscillator, (b) oscillator with a frequency multiplier, and (c) multiple-push (N-push) oscillator.

in Figure 17.4a is that of a fundamental oscillator operating at the desired frequency. While this is straightforward, there are oscillatory conditions which need to be satisfied in order to sustain the autonomous oscillatory mechanism at such frequencies. More specifically, the maximum available power gain (MAG) of the device has to be greater than one at the frequency of the self-sustaining oscillator. Therefore, no single-frequency autonomous oscillation is possible at frequencies beyond f_{max} . In order to extract power above f_{max} , another approach is to use nonlinear devices to frequency multiply the fundamental oscillator output (Figure 17.4b). Therefore, while the oscillator is operating at fraction of the output frequency, signals above f_{max} could be harnessed. However, this approach increases the circuit size and complexity due to additional requirements for harmonic filtering and amplification. A multiple-push (Npush) oscillator in Figure 17.4c consists of N fundamental oscillators each operating at 1/N of the a desired output frequency [10]. The unit oscillators are coupled to each other and oscillate with a relative phase difference of 360° /N with respect to each other for a loop phase of 360°. This allows the Nth harmonic of all the oscillators to add in phase at thee output, while the rest cancel out due to the phase relationship among them. Therefore, multiple-push oscillator has a compact size since unwanted harmonics are canceled out without additional filtering networks. This technique also makes it possible to extract signals at frequencies substantially above f_{max} of a device. In addition, it is difficult to achieve a wide tuning range for a fundamental frequency oscillator due to the excessive loss of a tuning element (i.e., low-quality factor of a varactor) which demands larger transistors to sustain the oscillation, thereby increasing (C_{tran}) $C_{\rm var}$). This implies that a unit oscillator of a multiple-push oscillator can have a wider tuning range. A sub-THz oscillator with wide tuning should be possible using a multiple-push oscillator configuration.



Simulated frequency response of G_{max} and $|h_{21}|$.

17.2 SUB-TERAHERTZ CMOS PUSH-PUSH OSCILLATOR 17.2.1 DESIGN CONSIDERATIONS

A maximum operation frequency of an oscillator is limited by the unity maximum available power gain frequency (f_{max}) of a transistor [11]. Figure 17.5 shows the simulated frequency response of the maximum available power gain (G_{max}) and unity current gain (lh_{21}) of a 45-nm CMOS transistor model used for the design of oscillators. The peak f_{max} and cutoff frequency (f_r) of the device, under optimal biasing conditions, are estimated to be 362 and 243 GHz, respectively. Therefore, a fundamental frequency oscillator can oscillate upto lower sub-THz frequencies below 200 GHz in order to have enough margin to satisfy loop gain conditions. A multiple-push oscillator overcomes this limitation by boosting the output frequency substantially above f_{max} to cover a significant portion of the sub-THz frequency region.

As an example, a push-push VCO operating up to 192 GHz has been demonstrated in a 130-nm CMOS technology with the fundamental frequency of oscillation being 96 GHz [12,13]. The output frequency of a push-push oscillator can be further increased with CMOS technology with higher f_{max} . A 410-GHz push-push oscillator is implemented in 45 nm CMOS node with 205 GHz as the fundamental frequency of oscillation. Figure 17.6 shows the schematic of the 410-GHz pushpush oscillator. The cross-coupled transistor pair generates differential signals at 205 GHz and at the center tap of the inductor, the second harmonic is constructively combined and radiated out, while the differential fundamental signals are canceled out (virtual ground). **466 CHAPTER 17** THz power generation beyond transistor f_{max}



FIGURE 17.6

Schematic of the push-push VCO with an on-chip microstrip patch antenna [8].



FIGURE 17.7

Layout of cross-coupled transistors [8].

The width of the cross-coupled transistors is about 10 μ m. Figure 17.7 shows the layout of cross-coupled transistors. The layout of the core oscillator devices need to be optimized to reduce parasitic resistance and capacitance. The transistor M_1 is shown at the top and M_2 at the bottom in Figure 17.7. Transistor gates are contacted on both ends and folded into multiple fingers.



Structure of circular inductor for the 410-GHz oscillator [8].

The resistance of a contact is about 60 Ω . To decrease the parasitic resistance, multiple contacts on the transistor gates are employed. Each finger has two contacts on each side and connected using Metal 2. The sources are connected together using the Metal 1 layer. The transistors are directly cross-connected from the drain to gate using the Metal 2 and Metal 3 layers. The top metal layer thickness is about 2 μ m and has larger fringing capacitance than the lower metal layers. The lower metal layers are used to connect the transistor gates. The width of each finger is about 0.6 μ m. Polysilicon dummy gates are employed for each finger to meet design rules.

Figure 17.8 shows the differential circular inductor used in the push-push oscillator. To reduce the parasitic capacitance to substrate, only the top metal layer is used. The top metal layer is a 2 μ m thick copper metal layer located a few microns above the silicon substrate. The inductor is designed to have a diameter of 20 μ m with a metal width of 1.6 μ m. This is to ensure that the metal width is about 10 times the skin depth of copper at 200 GHz which is approximately 0.16 μ m. The polysilicon layer is used to form a patterned ground shield (PGS) to minimize substrate losses due to eddy currents. In addition, metal layers 1 and 2 are used to form ground grids. The pitch is kept at 2.5 μ m and width of each metal layer is about 1 μ m. Accurate simulation and characterization of the inductance and its quality factor are important to properly set the operating frequency of the oscillator and the output power. The effective inductance (Imag(Z_{11})/ ω) and quality factor (Imag(Z_{11})/Real(Z_{11})) are estimated to be of ~40 pH and ~8, respectively from HFSS simulations. The low-quality factor is primarily due to the skin effect and substrate losses.

The operating frequency of the oscillator is determined by the capacitance of the cross-coupled transistor and the circular inductor. The capacitance can be estimated by the following equation [14]:

$$C_{\text{total}} = C_{\text{gs}} + 4C_{\text{gd}} + C_{\text{db}}$$



Cross-section of grounded coplanar waveguide (GCPW).

where C_{gs} is gate-to-source capacitance, C_{gd} is gate-to-drain capacitance, and C_{db} is drain-to-body capacitance of transistors. The extracted capacitances C_{gs} , C_{gd} , and C_{db} from Cadence simulations are 3.8, 2.3, and 3.0 fF, respectively. Therefore, the operating frequency $f_{osc} = 1/(2\pi\sqrt{(LC)})$ of the oscillator can be determined to be 205 GHz with a 40-pH inductor.

The quarter-wavelength transmission lines (t-lines) at the second harmonic frequency, *TL*1 and *TL*2, are employed to provide the bias current without loading the push-push node by the impedance transformation [15]. Two pairs of a t-line and PMOS transistor are used for symmetry to minimize mismatches. The t-line is formed using a grounded coplanar wave guide (GCPW) structure, which confines fields in a relatively small area and shows stable characteristic impedance over a wide frequency range [16]. A GCPW has an additional ground plane at the bottom to isolate the signal line from the lossy silicon substrate and to reduce coupling to other circuits. Figure 17.9 shows the cross section of GCPW. The signal line width (W_{TL}) is 6 µm and the gap (G_{TL}) between the signal line and ground line is 4 µm. The loss of GCPW is estimated to be ~ 2.5 dB/mm at 400 GHz from EM simulations. The shunt bypass capacitors, C_1 and C_2 in Figure 17.6, are implemented with metal-oxide-metal structures to provide low impedance to the ground at the output frequency [17].

The on-chip antenna is implemented using a microstrip patch antenna as shown in Figure 17.10 [8]. Microstrip patch antennas are popular with antenna engineers since they are relatively inexpensive to manufacture and easy to design because of the simple two-dimensional physical geometry [18]. In CMOS processes, the antenna configuration has an important advantage that the loss caused by the conductive silicon substrate can be avoided due to the ground metal plane between the patch and silicon substrate. In addition, the ground plane reduces the impact of nearby metal structures on the antenna characteristics. The rectangular patch antenna is approximately a half wavelength long section of rectangular microstrip t-line. The microstrip patch antenna belongs to the class of resonant antennas, and its resonant characteristic is responsible for the narrow bandwidth [18]. The small thickness of the dielectric layer which limits the patch and the ground plane spacing can further limit the efficiency of the patch antenna



On-chip microstrip patch antenna [8].



FIGURE 17.11

(a) Simulated resonant frequencies of the antennas for various patch sizes in square (W = L). (b) Simulated efficiency for various dielectric thicknesses between the patch and ground plane.

in CMOS [7]. The radiation from microstrip antennas occurs from the fringing fields between the edge of the patch conductor and ground plane. The fringing fields act to extend the effective length of the patch. Thus, the length of a half-wave patch antenna is slightly less than the half wavelength.

The aluminum pad layer is used to realize patch and Metal 1–5 layers shunted together are used as the ground plane to reduce ohmic losses. The dielectric thickness between the patch and the ground is 4 μ m. The designed patch size of the antenna is 200 × 200 μ m². Figure 17.11a shows the simulated resonant frequencies of the on-chip microstrip patch antennas for varying sizes of a square-shaped patch antenna. The resonant frequency increases from 320 to 430 GHz when the



Die microphotograph of push-push oscillator [8].

patch size decreases from 240 to 180 μ m. The simulated antenna efficiency against dielectric thickness is plotted in Figure 17.11b. In order to increase the dielectric thickness for higher efficiency, the aluminum pad layer is used for the microstrip patch instead of the top metal layer (Metal 6). An antenna with a smaller patch size has better efficiency at a given dielectric thickness. The simulated maximum directivity is 7 dBi in the broadside direction perpendicular to the patch. The oscillator is fabricated in a 45-nm logic CMOS technology. A die microphotograph of the push-push oscillator is shown in Figure 17.12. The overall chip size is $390 \times 640 \ \mu\text{m}^2$ including bond pads.

17.2.2 QUASI-OPTICAL MEASUREMENT

It is challenging to detect sub-microwatt signals above 400 GHz using electronic instrumentation due to excessive loss [19]. For example, the conversion loss of a harmonic mixer for G-band (140–220 GHz) is ~60 dB. Waveguide probes at the sub-THz frequency range are costly, which makes the measurement even more difficult. These issues can be resolved by employing a quasi-optical measurement technique using an FTIR (Fourier transform infrared) spectrometer and an on-chip antenna [8,9,34]. The FTIR system consists of a source, Michelson interferometer, and silicon bolometer. Figure 17.13 shows a photograph of the FTIR system used for the measurement. The FTIR system identifies a relative output power spectrum radiated from the on-chip antenna (Figure 17.14).

A bolometer was invented in 1878 by Samuel Pierpont Langley. It measures the energy of incident electromagnetic radiation. A bolometer is among the most sensitive detectors for sensing radiation including visible light, infrared radiation, and ultraviolet radiation, in amounts as small as one millionth of an erg [20]. It consists of an absorptive element connected to a heat sink through a thermal link. Changes in radiation cause changes in the electrical resistance of the



Schematic diagram of FTIR setup for the output spectrum measurement.





FTIR system used for the output spectrum measurement (Bruker ISF 113v).

absorptive element. The absorptive element may be a platinum strip, a semiconductor film, or any other substance whose resistance is altered by slight changes in the amount of incident radiation falling on it [20]. The incident radiation is coupled to the absorptive element through a Winston cone in the bolometer [21]. Most bolometers use semiconducting or superconducting absorptive elements rather than metals. These devices are operated at cryogenic temperatures, significantly enhancing sensitivity.

The Michelson interferometer is an instrument that divides an incident beam into two distinct paths and then recombines the two beams [22]. A beamsplitter is located between the fixed mirror and the movable mirror. The beamsplitter divides the input beam of radiation into two beams. When the two beams are recombined, a condition is created under which interference can take place. The variation in the intensity of the beams seen by the detector is a function of the path difference and a plot of this intensity is known as an interferogram. The interferogram is converted to the desired spectral information using Fourier transform in an FTIR system.

The fabricated oscillators with the on-chip antenna are wire-bonded and mounted on a test board. This is placed in a holder for a source lamp of the FTIR system. A radiated output spectrum is scanned while the oscillator is operating. To de-embed the background radiation, a background spectrum is taken while the oscillator is turned off.

An absolute radiated power level is measured using the setup shown in Figure 17.15. An oscillator is placed immediately adjacent to the bolometer window. Noise and drift in the output signal of the bolometer make it difficult to identify a real signal, especially when the incident power level is low. The output signal of bolometer is measured using a lock-in amplifier, which can extract a small signal in an extremely noisy environment [23]. The oscillator is switched on and off by modulating its supply voltage using a signal generator. A reference signal for the lock-in amplifier is also provided by the signal generator.





Output power measurement setup.

The bolometer generates a modulated output signal proportional to the modulated incident radiation into the bolometer. An oscilloscope is connected to observe the modulated output signal from the bolometer. The output signal (voltage) is converted to a radiated power level using the responsivity of the bolometer provided by the manufacturer.

17.2.3 EXPERIMENTAL RESULTS

Figure 17.16 shows the spectrum of the radiated signal from the push-push oscillator chip measured using an FTIR system (Bruker ISF 113v) under normal atmospheric pressure at room temperature. A strong second harmonic component at 405 GHz and a weaker fundamental signal at 205 GHz are observed. A 5-mil Mylar beamsplitter is used to increase the sensitivity of the interferometer at 400 GHz.

The second harmonic power measured with the setup in Figure 17.15 is about -49 dBm. The radiated power is measured using a liquid helium-cooled Si bolometer (Infrared Laboratories HD-3) with responsivity of 4.0×10^4 V/W. The oscillator was powered by a 10-Hz square wave from a waveform generator to modulate the radiated power. The output signal from the bolometer was measured using a lock-in amplifier (Ithaco 393). The low measured power is likely due to the low gain of transistors at the operating frequency and interconnect losses due to the thin metal layers and dielectrics. There may be additional losses due to the mismatch between the resonant frequency of the on-chip antenna and oscillator output frequency. The circuit draws ~11 mA from the supply voltage of 1.5 V. The oscillation frequency of oscillator decreases from 413 to 410 GHz with the increase of bias current from 11 to 7 mA (Figure 17.17).

The effect of inductor quality factor and substrate resistance on the output power is analyzed using Cadence simulations. Figure 17.18a shows the simulated second harmonic power at the push-push node. The output power increases





Spectrum of the 410-GHz push-push oscillator measured using an FTIR [8].

474 CHAPTER 17 THz power generation beyond transistor f_{max}



Frequency and power of push-push oscillator at varying bias currents [8].





(a) Simulated second harmonic output power at the push-push node (a) for various quality factors of the inductor (Q_{ind}) and (b) for various substrate resistances (R_{sub}).

from -38 to -14 dBm as the quality factor of inductor (Q_{ind}) increases from 6 to 15. The quality factor of bypass capacitor (Q_{bypass}) and the substrate resistance of transistor (R_{sub}) is assumed to be 0.2 and 200 Ω , respectively. The oscillator stops oscillation when Q_{ind} is 4. Figure 17.18b shows the variation of the second



Measured spectrum of frequency doubled output near 390 GHz. (Inset) Measured radiated power (P_{RAD}) and radiation frequency (f_{RAD}) versus bias current (I_B) [24].

harmonic power with various substrate resistances with Q_{ind} of 6 and Q_{bypass} of 0.2. The second harmonic power increases while the substrate loss decreases for a small or large value of R_{sub} and is simulated to be -38 dBm for R_{sub} of 200 Ω . Figure 17.18a suggests that the quality factor of the inductor (Q_{ind}) is critically important for the second harmonic power and the output power can be increased up to -15 dBm by improving the quality factor using a better backend process. The efficiency of the antenna would also be enhanced by a thicker dielectric layer provided by a better backend process.

The design parameters of the oscillator have been tuned to obtain more output power at a similar frequency [24]. Figure 17.19 plots the measured spectrum of frequency-doubled output using the quasi-optical technique. The radiated power through the on-chip antenna connected to the oscillator is 2.2 μ W at 383.7 GHz. This is more than 100 × higher than that of the 410-GHz oscillator. This is due to better tuning of the antenna to the radiation frequency (f_{RAD}), ~30% higher bias current (I_B), and use of metal-oxide-metal bypass capacitors instead of MOS capacitors. The unwanted harmonics are suppressed to more than 10 dB below the intended second-order harmonic output. The inset shows the measured radiated power and frequency variations against bias current. The oscillator consumes 21 mW from a 1.4-V supply. The radiated power of 2.2 μ W is sufficient for rotational spectroscopy applications [25].

17.3 QUADRUPLE-PUSH OSCILLATOR IN CMOS

Higher harmonics of an oscillator can be extracted much beyond f_{max} of a device using a quadruple-push (four-push) technique. Recently two sub-THz CMOS

oscillators have been reported based on a quadrature oscillator. A 324-GHz oscillator has been reported using a linear superposition of four phase-shifted fundamental signals at one-fourth of the output frequency (81 GHz) in Ref. [19]. However, the active linear combiner circuit for the superposition adds capacitive loading to the oscillator core which can reduce the operation frequency and increase power consumption of the circuit. A 1.3-THz signal has been generated in CMOS using the sixth harmonic of a quadruple-push oscillator using a negative resistance resonator in Ref. [26]. However, the signal is one of the unexpected and the fourth-order output power level was lower than those of the first three harmonics.

This section describes a quadruple-push oscillator fabricated using low-leakage transistors of a 45-nm CMOS technology (seven metal layers). The oscillator shows improved fourth harmonic current generation and suppression of unwanted harmonics. It radiates 220 nW of power at 553 GHz.

17.3.1 DESIGN CONSIDERATIONS

The quadruple-push signal generator is based on a quadrature oscillator [27]. Figure 17.20 shows a linear model of the quadrature oscillator. G_m and G_{mc} are the transconductance of cross-coupled core transistors (M_C) and coupling transistors (M_{CPL}), respectively. Due to the combination of direct and inverted connection between two oscillators, the output signals should have a quadrature phase offset to satisfy the Barkhausen criteria. Figure 17.21 shows the schematic of proposed quadruple-push oscillator with an on-chip antenna. The harmonic currents I_{CPL} in M_{CPL} are added by a passive combining network implemented with t-lines. Instead of using a separate linear combiner [19], this circuit utilizes the quadrature coupling transistors in the oscillator core as the combiner. This reduces the capacitive loading of the LC tanks by the gates of linear combiner





Simplified linear model of a quadrature oscillator [27].





Schematic of quadruple-push oscillator schematic with an on-chip antenna [9].

circuit, which in turn allows the size of transistors in the quadrature oscillator core to be increased for higher output power.

All t-lines are once again implemented using a grounded coplanar waveguide (GCPW) structure with characteristic impedance of ~45 Ω [16]. The width of the signal line (W_{TL}) is ~6 μ m, and the gap between the signal line and ground plane (G_{TL}) is ~3.5 μ m. The signal line is formed using the Al bond pad layer with thickness of ~1.2 μ m, and Metal 1 to Metal 3 layers are shunted together for the bottom ground plane. Three dimensional EM simulations using HFSS show that the GCPW has an effective permittivity (ε_{eff}) of 3.2 with 3-dB/mm loss at 600 GHz.

A single-turn circular inductor using the ~2.5- μ m thick Metal 7 layer (M7) is employed for the LC tanks. The inductor has an outer diameter (d_L) of ~30 μ m and width (w_L) of 2.8 μ m. In modern CMOS technologies, metal dummy fills are used to achieve a uniform metal density for the chemical mechanical polishing (CMP) process. Dummy fills adjacent to an inductor line have a strong impact on quality factor and self-resonant frequency of the inductor [28]. A custom dummy filling technique is employed to block out dummy fills near the inductor line. The inductor has a higher-density region around the center to meet the metal density rules. Poly-silicon dummy fills are uniformly spread under the inductor. Each dummy fill element has a minimum area allowed by design rules. The size and density of the dummy fills in Metal 1–6 layers is 0.4 × 0.4 μ m² and ~30%, respectively. HFSS simulations show the differential inductance (L_{diff}) of 56 pH and quality factor (Q_{diff}) of 14 at 150 GHz [29]. Figure 17.22 shows the layout of the core inductor.

The sources of M_{CPL} (n_1 node) are terminated with a t-line matching network to maximize the power output at the fourth harmonic frequency. The nodes n_2

Copyright © 2015. Elsevier Science & Technology. All rights reserved.

478 CHAPTER 17 THz power generation beyond transistor f_{max}



Core inductor of the quadruple-push oscillator.



FIGURE 17.23

Simulated current waveforms in the oscillator [9].

and n_3 are potentially other nodes from which the fourth-order harmonic could be extracted. Simulations showed that the quadruple-push harmonic combining at the node n_2 and n_3 results in ~30 and ~50% lower output power, respectively, than that generated at the node n_1 . The node n_3 would need long interconnects to the combining network in a typical symmetric layout of a quadrature oscillator to keep core and coupling transistors close together. The interconnects introduce additional losses and increase the layout complexity of the circuit.

Figure 17.23 shows simulated individual current waveform through M_{CPL} and the output node. They contain higher-order harmonics due to the nonlinearities in the oscillator. In the quadruple-push oscillator, only 4n-th (n = 1, 2, 3, ...) order harmonics are constructively combined while other harmonics cancel as illustrated in Figure 17.24.



Quadruple-push operation [9].



FIGURE 17.25

Simulated normalized output power ($P_{OUT}/P_{OUT}(m_0)$) and frequency (f_{OUT}) versus m (W_{CPL}/W_C) [9].

Increasing the coupling transistor widths can enhance the output power, but can also lower output frequency because of increased LC tank capacitance. Figure 17.25 shows the tradeoff between P_{OUT} (power delivered to the on-chip antenna) and f_{OUT} as function of the ratio between W_{CPL} and W_{C} as designed by 'm' The output power (P_{OUT}) saturates as m approaches one. The width of M_C and M_{CPL} is set to be ~12 and ~7.5 μ m, respectively with the minimum gate length of 40 nm. Device mismatches, parasitic inductive coupling, and layout asymmetries lead to departure from the ideal quadrature generation in a quadrature oscillator [30]. The phase error degrades image suppression capability of a wireless receiver with an image-reject architecture. In the case of a quadruplepush oscillator, the phase error reduces the wanted fourth output power as well as loses the ability to suppress the unwanted harmonic powers. To analyze the effect of phase error on the output power, additional simulations are performed for the oscillator with 2% mismatch in the tank resonant frequency of the I- and *Q*-oscillators. The output power degrades less than 2% for *m* higher than 0.5 as shown in Figure 17.25. The level of frequency mismatch in real quadrature

480 CHAPTER 17 THz power generation beyond transistor f_{max}





Simulated return loss of the on-chip microstrip patch antenna [9].

oscillators is expected to be <0.1%. The quadruple-push oscillator should have an outstanding immunity to the phase error.

The on-chip antenna was once again implemented using a microstrip patch antenna [8]. The aluminum pad layer is used to form the patch. The ground plane is formed by shunting the Metal 1 to Metal 6 layers. The thickness of each metal layer is ~0.2 μ m. The separation between the patch and ground plane is ~4 μ m. HFSS simulations were performed to analyze antenna performance. The antenna exhibits a good input match around 600 GHz as shown in Figure 17.26. The peak gain and efficiency of the antenna are -0.2 dB and 28%, respectively, around 600 GHz. An inset-feed structure is used for input impedance matching. The patch size is 160 × 120 μ m². Figure 17.27 shows a die photograph of the fabricated oscillator. The layout was optimized for symmetry to minimize mismatches. The overall chip size is 540 × 530 μ m² including bond pads.

17.3.2 MEASUREMENT RESULTS

The chip is measured using the quasi-optical setup with on-chip antenna and a Fourier transform infrared spectrometer (Bruker ISF 113v) as described before [8]. A 23- μ m-thick Mylar film is used for the beamsplitter. The oscillator spectrum is measured under normal atmospheric pressure at room temperature. Due to the intense molecular rotational transitions of water molecules, THz signals exhibit a strong atmospheric attenuation at some frequencies [31,32]. The attenuation is corrected using the Mercury arc lamp spectrum data measured in the atmosphere and vacuum. A strong attenuation is observed at the typical water vapor absorption lines at ~558, ~753, and ~989 GHz [33]. The atmosphere attenuation is measured to be ~50% at the 553-GHz output frequency of the oscillator.



Quadruple-push oscillator die photograph [9].



FIGURE 17.28

Measured spectrum of the radiated power [9].

Figure 17.28 plots the measured output spectrum and radiated power (P_{RAD}). The oscillator generated an output signal at 553 GHz with the power level of 220 nW. As can be seen, harmonics up to sixth order (829.2 GHz) were observed and the power levels of all unwanted harmonics are suppressed below 50 nW. However, the target operating frequency of the on-chip antenna is ~47 GHz higher than the measured output frequency of the oscillator. The frequency mismatch degrades input return loss and the overall efficiency of the antenna. The oscillator draws 46 mA of current from a 1.4-V supply. The radiated power is measured using the same set up used to measure the 410-GHz signal

482 CHAPTER 17 THz power generation beyond transistor f_{max}



Measured radiated power (P_{RAD}) and output frequency (f_{OUT}) versus bias current [9].

generation circuit. Figure 17.29 plots the measured radiated power and frequency versus bias current. The circuit starts to oscillate at 12 mA and the radiated power monotonically increases with the bias current.

17.4 SUMMARY

This chapter describes the design considerations and measurement results for two sub-THz multiple-push oscillators to extract signals at frequencies much above $f_{\rm max}$ of the device technology. A 410-GHz push-push oscillator was implemented in a 45-nm logic CMOS process. The second harmonic is constructively combined while the differential fundamental signals are canceled. A quasi-optical measurement technique using an FTIR and an on-chip antenna is employed to characterize the output power spectrum. The output signal is coupled to an optical instrument by the antenna to detect -49 dBm radiated power at 410 GHz. The design parameters of the oscillator have been tuned to achieve more output power of 2.2 μ W at 383.7 GHz.

A 553-GHz continuous wave signal was generated by a CMOS quadruplepush oscillator. Since the fourth harmonic current in a quadrature oscillator is directly added up by an embedded combining network, the oscillator does not need a separate active linear combiner. The oscillator generated an output signal at 553 GHz with the power level of 220 nW. The well-suppressed unwanted harmonic powers suggest that sufficient quadrature accuracy has been achieved in the oscillator.

These works demonstrate the feasibility of using a mainstream foundry logic CMOS process to fabricate oscillators that operate at sub-THz frequency. The oscillator would be readily integrated with digital circuits for DSP to implement practical and affordable sub-THz systems. This, however, is just the beginning and numerous technical challenges need to be overcome for the realization of practical CMOS sub-THz systems. The challenges include low output power of CMOS oscillators, uncertainties in characterization and modeling of the devices, and performance degradation of passive devices with the technology scaling. Further research and development for mitigating these issues should lead to the emergence of affordable sub-THz systems for security, healthcare, industrial, defense, and communication applications.

REFERENCES

- [1] Siegel PH. THz technology. IEEE Trans Microw Theory Tech 2002;50(3):910-28.
- [2] Woolard DL, Brown ER, Pepper M, Kemp M. Terahertz frequency sensing and imaging: a time of reckoning future applications? IEEE Proc 2005;93(10):1722-43.
- [3] http://www.ekspla.com/.
- [4] Post I, Akbar M, Curello G, Gannavaram S, Hafez W, Jalan U, et al. A 65 nm CMOS SOC technology featuring strained silicon transistors for RF applications. IEDM Tech Dig December 2006:1–3.
- [5] 2011 International Roadmap for Semiconductors, SIA, San Jose, CA.
- [6] O KK, Kim K, Floyd BA, Mehta JL, Yoon H, Hung C, et al. On-chip antennas in silicon ICs and their application. IEEE Trans Electron Devices 2005;52(7):1312–23.
- [7] Seok E, Shim D, Mao C, Han R, Sankaran S, Cao C, et al. Progress and challenges towards Terahertz CMOS integrated circuits. IEEE J Solid-State Circuits 2010;45 (8):1554–64.
- [8] Seok E, Cao C, Shim D, Arenas DJ, Tanner DB, Hung C-M, et al. 410-GHz CMOS push-push oscillator with a patch antenna. In: IEEE ISSCC Dig. Tech. Papers, February 2008. p. 472–3.
- [9] Shim D, Koukis D, Arenas D, Tanner DB, O KK. 553-GHz signal generation in CMOS using a quadruple-push oscillator. In: Symp. VLSI Circuits, June 2011. p. 154-5.
- [10] Yen S-C, Chu T-H. An N-th harmonic oscillator using an N-push coupled oscillator array with voltage-clamping circuits. In: IEEE MTT-S Int. Microw. Symp. Dig., vol. 3, June 2003. p. 2169–72.
- [11] Glasser LA. Frequency limitations in circuits composed of linear devices. IEEE Trans Circuits Syst 1988;35(10):1299–370.
- [12] Huang P, Tsai M, Wang H, Chen C, Chang C. A 114 GHz VCO in 0.13 μm CMOS technology. In: IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, February 2005. p. 404–606.
- [13] Cao C, Seok E, O KK. 192-GHz push-push VCO in 0.13-µm CMOS. IEE Electron Lett 2006;42(4):208-9.
- [14] Cao C, O KK. Millimeter-wave voltage-controlled oscillators in 0.13-μm CMOS technology. IEEE J Solid State Circuits 2006;41(6):1297–304.
- [15] Pozar DM. Microwave engineering. 3rd ed. New York: John Wiley & Sons; 2004.
- [16] Kim J, Jung B, Cheung P, Harjani R. Novel CMOS Low-loss Transmission Line Structure. In: IEEE Radio and Wireless Conf. Dig., September 2004. p. 235–8.
- [17] Aparicio R, Hajimiri A. Capacity limits and matching properties of integrated capacitors. IEEE J Solid-State Circuits 2002;37(3):384–93.

Copyright @ 2015. Elsevier Science & Technology. All rights reserved.

484 CHAPTER 17 THz power generation beyond transistor *f*_{max}

- [18] Bancroft R. Microstrip and printed antenna design. 2nd ed. SciTech Publishing Inc.; 2009.
- [19] Huang D, LaRoccan TR, Chang MF, Samoska L, Fung A, Campbell RL, et al. Terahertz CMOS frequency generator using linear superposition technique. IEEE J Solid-State Circuits 2008;43(12):2730-8.
- [20] Griffiths PR, de Haseth JA. Fourier transform infrared spectrometry. 2nd ed. New York: John Wiley & Sons; 2007.
- [21] Winston R. Light collection within the framework of geometric optics. J Opt Soc Amer 1970;60:245–7.
- [22] Hariharan P. Basics of interferometry. 2nd ed. Academic Press; 1991.
- [23] Meade ML. Lock-In amplifiers: principles and applications. Inspec/IEE, 1983.
- [24] Shim D, Koukis D, Arenas DJ, Tanner DB, Seok E, Brewer JE, et al. Components for Generating and Phase Locking 390-GHz Signal in 45-nm CMOS. In: Symp. VLSI Circuits, June 2012. p. 10–11.
- [25] Gordy W, Cook RL. Microwave molecular spectra. Wiley; 1984.
- [26] Gu QJ, Xu Z, Jian H-Y, Xu X, Chang M-CF, Liu W, et al. Generating Terahertz signals in 65 nm CMOS with negative-resistance resonator. In: Symp. VLSI Circuits Dig. Tech. Papers, June 2010. p. 109–10.
- [27] Rofougaran A, Rael J, Rofougaran M, Abidi A. A 900 MHz CMOS LC-oscillator with quadrature output. In: IEEE ISSCC Dig. Tech. Papers, February 1996. p. 392–3.
- [28] Tsuchiya A, Onodera H. Dummy fill insertion considering the effect on high-frequency characteristics of spiral inductors. In: IEEE MTT-S Int. Microw. Symp. Dig., June 2008. p. 787–90.
- [29] Danesh M, Long J. Differentially driven symmetric microstrip inductors. IEEE Trans Microw Theory Tech 2002;50(1):332–41.
- [30] Mazzanti A, Svelto F, Andreani P. On the amplitude and phase errors of quadrature LC-Tank CMOS oscillators. IEEE J Solid-State Circuits 2006;41(6):1305–13.
- [31] Hall RT, Dowling JM. Pure rotational spectrum of water vapor. J Chem Phys 1967;47(7):2454–61.
- [32] Burch DE. Absorption of infrared radiant energy by CO_2 and H_2O . Absorption by H_2O between 0.5 and 36 cm⁻¹. J Opt Soc Am 1968;58(10):1383–93.
- [33] van Exter M, Fattinger Ch, Grischkowsky D. Terahertz time-domain spectroscopy of water vapor. Opt Lett 1989;14(20).
- [34] Arenas DJ, Shim D, Koukis DI, Seok E, Tanner DB, O KK. Characterization of near-terahertz complementary metal-oxide semiconductor circuits using a Fouriertransform interferometer. Rev Sci Instrum 2011;82(10):103106-1–103106-6.

Wang, H., & Sengupta, K. (Eds.). (2015). Rf and mm-wave power amplification in silicon. Retrieved from http://ebookcentral.proquest.com Created from upenn-ebooks on 2019-11-21 07:25:58.