
# Track-Finder Test Beam Results

**Darin Acosta** 




## 2004 CSC Beam Test (Muon Slice Test)





# **Peripheral Electronics Configuration**





## **Track-Finder, TTC & Trigger Electronics**

TTCmi crate (machine interface for clock & orbit)



# Machine clock and orbit signals only available during 25 ns run

We used Lev's XO for asynch period

### TTC configuration

- Lindsey set up sending of spill start/stop signals in TTC asynchronous mode
- Lev & Mike set up synchronous TTC signals partway through 25 ns period


TTCvi crate

Level-1 Track-Finder crate





# **Test Beam 2004 DAQ Configuration**





## **The Integrated EMU GUI**

	X-H EMU Commander (the TFGUI-RunControl Love	e Child)											
	File XDAQ Edit View Help	T XDAQ output for host: acosta1:40000	K 🔲 🗂 XDAQ errors for host: acosta1:40000										
	<ul> <li>crate TTC Crate (http://acosta1:40000)</li> <li>crate TrackFinder Crate (http://acosta1:40000</li> <li>crate Peripheral Crate (http://geurts1:40100)</li> </ul>	06-05-04 15:23:24,834 [1024] INFO [137.138.176.241:40000 06-05-04 15:23:24,860 [1024] INFO [137.138.176.241:40000 06-05-04 15:23:24,861 [1024] INFO [137.138.176.241:40000 06-05-04 15:23:24,865 [1024] INFO [137.138.176.241:40000 06-05-04 15:23:24,867 [1024] INFO [137.138.176.241:40000 06-05-04 15:23:24,920 [1024] INFO [137.138.176.241:40000 06-05-04 15:23:24,921 [1026] INFO [137.138.176.241:40000]											
		06-05-04 15:23:26,121 [1026] INFO [137.138.176.241:40000	Help										
		GUIDriver XDAQ module \$Revision: 1.8 \$	Struct XML:										
		GUIDriver_CTOR-INFO: Module load successful	Sequence File:	Reset									
			Set Run Type:										
he Track-F	inder GUI has	Tailing DDU: end BXR and EVTCNTRST	Set Run Number: 0	Automatic Run #									
		CCB: Start Trigger CCB CCB CCC	Choose Command: SuckeyeShiftTest										
een extend	led to include	CCB: BX-zero CCB: Enable TTC control	Slot Number:	Crate Number:									
		CCB: CSRB1(read)=0xdff9changed to CSRB1(set)=0xdff8 CCB: Enable L1A CCB: CSRB1=0xdf70	Read XML File:										
he XDAQ-b	ased run	TAKING DATA CCB: Disable L1A	Setup Start	Stop Execute									
control syste	m	CCB: CSRB1=0xdff8 CCB: disable	Events: 1500	Type: Uninit									
Junior Syste	2111	CCB: disable TTC control CCB: Stop Trigger	Run #: 0	Status: Ready									
		data taking disabled		-1									
Controls 4 c	rates:	The second secon	NDAQ errors for host: acosta1:40	100 <b>– – – –</b>									
PC#1, PC#2		CAAC Budput for nose acostati-solution     S/CSR1/1     Prabled!     Disabling TF and TTC Crates!     3/B_GO_3_MODE/11     3/B_GO_0_MODE/11     3/B_GO_0_MODE/11     3/SR1/0     3/LIAR/12     12/CSRB1/57080     12/CSRB1/57080     10/VM_MA/CSR_FCC/0     10/VM_MA/CSR_FCC/0											
	ند. الله الله الله الله الله الله الله الله	Kongueror	ble 🔺 🐼 NetBeans IDE 3.5.1 - Soi	KSpapehot									



## **SP DAQ**

The Track-Finder DAQ FIFO fills up because of slow VME readout (but complete record @ start of each spill)






Table 4: SP02 DAO Data Format

#### Full (i.e. final) DAQ output format of CSC TF specified

- http://www.phys.ufl.edu/
   ~acosta/cms/trigger.html
- CSC Track-Finder logs all input and output data for several BX around L1A (typically 7 bx)
  - Zero suppression capability (valid pattern)
  - Includes MS winner bits
- Implemented in firmware, and tested at beam test
- Data unpacking software written
  - "Puffs" into ORCA objects, but not yet installed into ORCA

		SP	02 I	QAQ	Dat	a F	orn	at											
						_		_	_	Dat	a bits				_		_		
Data Word	Description	Comment for Zero Supression bit = 1	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	E	
			E	ven	t He	ade	r												
HD0	Event Configuration Word	Always present		0xF PT_LUT MB PRONT_FPGA Active									Zero Supr.	вх					
HD1	BC	Always present		0:	ĸF		Bunch Counter												
HD2	EC_LSB	Always present		0;	хF		Event Counter LSB												
HD3	EC_MSB	Always present		0:	хF		Event Counter MSB												
		FRONT Data Block	[1]	for	(BX	( = )	Bunc	h Co	ount	er	Valu	e)							
FAB0	Muon Valid Pattern bits for Zero Suppression	if (#_of_BX) > 0 and at least one Active FRONT_FPGA		ME4C	ME4B	ME4A	ME3C	МЕЗВ	МЕЗА	MB2	C ME2B	MB2A	ME1F	ME1E	ME1D	ME1C	MEIE	B M	
FAB1	Synch Error bits (as they come from MPC)			ME4C	ME4B	ME4A	ME3C	МЕЗВ	меза	MB2		MB2A	MELF	ME1E	MBID	MEIC	MEIE	B M	
FAB2	track stub	if $(\#_of_BX) > 0$ ,									ame 1 d				2 X				
FAB3	track stub	(Fl_Active) = 1 and VD[MEIA] = 1 MEIA Frame 2 data																	
FAB4	track stub	if (# of px) > 0, MELB Frame 1 data (Pl Active) - 1 and VP(MEAB - 1																	
FAB5	track stub		MEIB Frame 2 data																
FAB6	track stub	if (#_of_BX) > 0,																	
FAB7	track stub		MEIC Frame 2 data																
FABS	track stub	if (H_of_EX) > 0, MELD Frame 1 data (F2_Active) = 1 and VP(MELD = 1 MELD Frame 0 data																	
FAB 9	track stub	- PEID Frans 2 data																	
FAB10 FAB11	track stub track stub	<pre>if (#_of_BX) &gt; 0, (F2 Active) = 1 and VP[MELE] = 1</pre>	if (#_of_EX) > 0, NELE Frame 1 data																
FAB11 FAB12	track stub	if (#_of_BX) > 0,	- MELE Flaime 2 data																
FAB12 FAB13	track stub	(F2 Active) = 1 and VP[HE1F] = 1									ame 2 d								
FAB15 FAB14	track stub	if (#_of_BX) > 0,									ame 1 d								
FAB15	track stub	(F3 Active) = 1 and VP[HE2A] = 1									ame 2 d								
FAB16	track stub	if (#_of_BX) > 0,																	
FAB17	track stub	(F3_Active) = 1 and VP[HE28] = 1					ME2B Frame 1 data ME2B Frame 2 data												
FAB18	track stub	if (#.of.nx) > 0, ME2C Frame 1 data																	
FAB19	track stub	(F3_Active) = 1 and VP[HE2C] = 1																	
FAB20	track stub	if (#_of_BX) > 0,	ME2C Franke 2 Gata																
FAB21	track stub	(F4_Active) = 1 and VP[ME3A] = 1	(F4_active) = 1 and VP[HEDA] = 1 ME3A Frame 2 data																
FAB22	track stub	if (#_of_BX) > 0,							ME3	B Fra	ame 1 d	ata							
FAB23	track stub	(F4_Active) = 1 and VP[ME3B] = 1							ME3	B Fr	ame 2 d	ata							
FAB24	track stub	if (#_of_BX) > 0,							ME3	C Fr	ame 1 d	ata							
FAB25	track stub	(F4_Active) = 1 and VP[ME3C] = 1							ME3	C Fr	ame 2 d	ata						_	
FAB26	track stub	if (#_of_BX) > 0,									ame 1 d								
FAB27	track stub	(F5_Active) = 1 and VD[ME4A] = 1									ame 2 d								
FAB28	track stub	if (#_of_BX) > 0,									ame 1 d								
FAB29	track stub	(F5_Active) = 1 and VD[HE4B] = 1									ame 2 d								
FAB30	track stub	if (#_of_BX) > 0,	L								ame 1 d								
FAB31	track stub	(P5_Active) = 1 and VP[HE4C] = 1							ME4	C Fr	ame 2 d	ata							

SPBO	Modified Synch Error bits (as SP gets it)	if (#_of_BX) > 0			0	MB4	C MB41	B MB	1.4	MB3C	ME3B	мвза	MB2C	MB2B	MB2A	MB1P	ME1B	MB1D	MELC	MB1B	MB1
SPB1	MB non-zero Quality and Track Mode bits		uality and a part work (a)								MOD	E[2]	MODE[1]								
SPB2	track stub	<pre>if (#_of_BX) &gt; 0, (HE_Active) = 1 and Quality(HELA) &gt; 0</pre>																			_
SPB3	track stub					HOLA FLADE 2 GACA															
SPB4	track stub	if (#_of_BX) > 0,			if (#_of_BX) > 0, MBID Frame 1 data																
SPB5	track stub	(MB_Active) = 1 and Quality(MB1D) > 0				- HDID FIRM 2 GRCR															
SPB6	let track data					MS[1] Frame 1 data															
SPB7	let track data	if MODE[1] > 0	if MODE[1] > 0 MS[1] Frame 2 data																		
SPB8	lst track ids's	1				MS[1] Frame 3 data															
SPB8a	PT data	if MODE[1] > 0 and PT_LUT = 1																			
SPB10	2nd track data			MS[2] Frame 1 data																	
SPB10	2nd track data	if MODE[2] > 0																			
SPB11	2nd track ids's				MS[2] Frame 3 data																
SPB11a	PT data	if MODE[1] > 0 and PT_LUT = 2																			
SPB12	3rd track data			MS[3] Frame 1 data														_			
SPB13	3rd track data	if MODB[3] > 0																			
SPB14	3rd track ide's				MS[3] Frame 3 data														_		
SPB14a	PT data	if MODE[1]	> 0 and	PT_LUT = 3								MS [	3] Fra	ume 4 o	lata						



# **DT/CSC Transition Card Test**

- While we were waiting for beam to start at CERN, we managed to test a new DT/CSC transition card for the Track-Finder
  - New design solves connector space problem
  - Tester board allows loopback test without DT Track-Finder
  - Data pumped from input FIFO to output FIFO on SP
- Data test succeeded, except for 1 broken backplane pin
- Next step:
  - Second integration test with DT TF (Oct.'04 or later)






# **Configuration During Asynch Period**

- Single peripheral crate configuration for all four TMB's + DMB's (+ DDU)
- CCB2004 in FPGA mode
- Scintillator-based L1A
- Muon beam only
- Most runs were ALCT studies varying chamber angles and ALCT parameters
  - Early runs recorded only by Track-Finder



# **25 ns Structured Beam**

25ns Structured Beam 2004



### LHC-like bunch structure during synchronous running


# Trigger rates at X5A during spill

- Muons: 3–10 kHz
- Pions: >100 kHz

CSC readout system is designed for a L1A\*LCT rate at LHC design luminosity of order 5 kHz



## **Sector Processor BX Distribution**





# **Configuration During 25 ns Period**

- Went to 2 Peripheral Crate setup
  - PC #1: ME1/1 + ME1/2 (with RAT)
  - PC #2: ME2/2 + ME3/2
- TMB logic updated ⇒ New data format!
  - Accommodates RPC data, fixes stale data bug
  - Breaks RootEventDisplay?
- Went to discrete logic mode on CCB (runs > 293)
  - No programmable L1A delay (done in CCB2001 for TF L1A)
- Went to Track-Finder trigger (runs > 291)




# **Track-Finder Trigger**

- Aligned chambers in SR LUTs, but some features:
  - Same LUTs used for all links
    - CSC id was used to determine appropriate offset to apply
  - Could not use ORCA tables, because TMB quality codes from hardware do not match ORCA!
  - - Did not correct di-strip patterns (factor 4 discrepancy), nor scaled strip/WG size to global coordinate system
- Generally triggered on ME2/2 and ME3/2
  - Various cable mappings vary ME1-ME2-ME3-ME4 order
  - Accidentally had η offset in ME1
  - Can trigger on 1 chamber with ghost segment on second link
- Never tried "transparent" mode of MPC (routing of specific MPC inputs to MPC outputs)
- Sensitive to entire beam profile ⊗ CSC coverage:
  - Muon trigger rate increases from ~6500/spill to ~17000/spill
  - Pion trigger rate decreases from 240K/spill to 175K/spill (effect of η offset problem?)




## **Track-Finder Tests**



- First time we tested with full Track-Finding logic to identify tracks in data
- Full DAQ logging of inputs and outputs for offline comparisons
  - Can compare with data sent by Peripheral Crates as well as internal TF logic
- L1A generation a major synchronization accomplishment for trigger
  - Data must be aligned spatially and temporally
  - Very useful for slice tests






<sup>1</sup>/<sub>2</sub>-strip units. Need to convert to global coordinate system

# Time Alignment of CSC data in Track-Finder

#### Able to get all trigger data from multiple chambers and crates on same BX (at least for some runs):





### **Track-Finder Crate Tests Cont'd**




- First test of multiple peripheral crates to TF crate
  - Synchronization test
- Various clocking solutions tried to test robustness of optical links
  - MPC used QPLL 80 MHz clock on backplane for all 25 ns runs

### First test of multiple Sector Processors to one Muon Sorter

 Detailed offline checks of exchanged data should follow to validate boards



# **SP: ORCA vs. Hardware Check**



11

10

g

5

6

 $\Delta \phi$  between 2 stations, and track η, Δφ between 2 stations, and track type agrees perfectly between hardware and ORCA simulation



# **Further SP Functionality Checks**

- REU student Nick Park ran on additional runs to check the agreement between simulation and hardware
- Again perfect agreement:
  - Run 379: 14K
  - Run 380: 36K
  - Run 381: 32K
- So in total, ~150K events checked



# $\textbf{TMB} \rightarrow \textbf{MPC} \rightarrow \textbf{SP Check}$

- In order to directly check the integrity of the data transmission between MPC and SP optical links, compare the TMB data logged through the DDU with that recorded by the SP
  - Note: no link errors were observed on the error counters during beam test when we were checking
- Procedure:
  - Open both DDU and SP data files, scroll until L1A match
  - Assign a relative BX to each LCT recorded by the TMB by using the difference between the ALCT 5-bit BX (BX when LCT was found) and the ALCT 12-bit BX % 32 (BX corresponding to L1A)
  - Run this train of BX through the MPC simulation to get the MPC LCT results for each BX
  - Compare with SP data for a train of 7 BX

Question: how best to assign BX without ALCT data?



# $\mathsf{MPC} \to \mathsf{SP} \text{ Results}$

- Asynchronous period, muon runs, ME2/2 + ME3/2 only
- Run 169
  - 5 mismatches in 3987 events (0.1%) (then unpacking software crashes)
    - Mostly TMB ME3/2 data missing (often 4-5 BX early)
- Run 170
  - 15 mismatches in 12052 events (0.1%)
    - Mostly TMB ME3/2 data missing (often 4-5 BX early)
- Run 168
  - 1.5% mismatches
- Runs 171, 172, 173,...
  - 2.2% mismatches
    - Missing ME2/2 and ME3/2 TMB data
- Adding in ME1/2:
  - 16–19% mismatches (mostly missing ALCT data)



### Synchronous period, muon runs, ME2/2 + ME3/2 only

- Recall that we switched to QPLL 80 MHz backplane clock on MPC
- Run 368
  - ◆ 4 mismatches in 1102 events (0.4%) (then unpacking software crashes)
- Run 369
  - 13 mismatches in 1715 events (0.8%) (then unpacking software crashes)
- Run 374
  - 290 mismatches in 20000 (1.5%)
    - Most mismatches due to bit flips on ME3/2 data
    - Comparing only ME2/2 data yields mismatch rate of ~0.3%
       → Of these, most cases are when SP is missing data



## **Conclusions on Mismatches**

#### ME3/2 mismatches are probably NOT due to link errors

- For the synchronous runs runs, most mismatches due to bit flips on ME3/2 data (e.g. 9244 → 924c).
  - Why just ME3/2 singled out when MPC sorts data and rearranges LCT to link mapping?
  - 50% of the time it is the same bit, so how can that happen for random errors on a serial link?
- Some bit flips occur on events with two LCTs/chamber
  - In separate studies, these are usually not real di-muons, but rather ghost segments with identical strip id
  - The SP data showed strip equality, TMB did not

### Likely to be an issue with DAQ path for TMB



# **MPC** Validation

- Can check MPC winner bits recorded by TMB in DDU data with that expected by MPC simulation (all TMBs)
- Use same code developed for TMB→MPC→SP check to place LCTs on correct BX
  - Run 168: 193 mismatches in 79408 events (0.25%)
  - Run 169: 129 mismatches in 58139 events (0.22%)
    - TMB1: 63
    - TMB3: 51
    - TMB8: 15
  - Run 170: 141 mismatches in 65227 events (0.22%)
    - TMB1: 69
    - TMB3: 53
    - TMB8: 19
  - Run 374: 66 mismatches in 31872 events (0.21%)
- Most mismatches are due to BX mis-assignment
  - HW winner bits agree with data recorded by SP



- Muon Sorter installed during synchronous period
- For runs  $\geq$  372, should be reporting winner bits
  - Interesting side effect is that if one SP in the crate does not have Pt LUT loaded, prevents correct winner bits to be reported to another SP
- Check of run 380, 11775 events, SP as trigger
  - Track 0 winner bit: set for all but 1 event
    - An event where 2 muons were found, each on a different BX (verified by simulation)
    - MS id bits = 1 for first one, =2 for second (even though it is first on the output links)
  - Track 1 winner bit: set whenever 2 muons found (20 events)
  - No occurrences of 3 track events
    - Hard to get 3 tracks in one BX, given just 2 LCTs/chamber



## **Sector Processor Conclusions**

- Fully operational SP tested with full data format
- Agreement between the recorded TMB data and SP data can be at the level of 99.7%, but worse for some chambers and runs
  - Same level of agreement as obtained from the Sep.'03 beam test
- Agreement between the output of the SP with a simulation based on the logged inputs is 100%
- The SP in conjunction with a specially modified CCB was able to self-trigger the experiment (including RPC)
- Require updated SR LUTs from ORCA to match the actual TMB quality codes from hardware
- Muon Sorter winner bits appear to be properly recorded
- New DT/CSC transition card works



## **General Conclusions**

### Lots of details should be fixed for next time around

- Get TMB quality codes to match in ORCA
- Derive appropriate LUTs from ORCA to get full precision and appropriate scaling from one chamber to next
- Clean up configuration (remove η offset)
- Use "MPC Transparent" mode
- Possibly place TF trigger in "OR" with scintillator
- Logging of TMB data should be checked.
  - Seem to have data corruption problems that prevent 100% agreement with SP. Depends on TMB and run number. Timing issue?
- Logging of data through DDU, and unpacking software, ran into various problems