Update on SP02 Interfaces

by Victor Golovtsov & Lev Uvarov


Follow-up of Trigger Meeting at UFL April 8, 2002



- VME Interface updated for chip-level broadcasts
- CCB Interface
- MPC Interface updated (BC0 flag is sent through all TF cards now: MPC->SP02->MS, To/From DT)
 MPC Data Validation - updated
- **DDU Interface updated (optional bi-directional)**
- FM Interface updated (RJ-45, 4 diff. signals)
 - → Fast Monitoring Signals updated (pinout)
- MS Interface updated (BC0)
- DT Interface updated (Synch/Calib -> BC0)



VME Interface (P1/J1)



3



CCB Interface

| Signal | Lines | Direction | Туре | Logic | Duration |
|--------------------|-------|--------------|----------------|-------|------------------|
| | | Clock Bus | | | |
| CCB_CLOCK40 | 2 | IN | Point-to-point | LVDS | 40M H z |
| CCB_CLOCK40_ENABLE | 1 | IN | Bussed | GTLP | Pulse, n counts |
| Subtotal | 3 | | | | |
| | | Fast Control | Bus | | |
| CCB_CMD [50] | 6 | IN | Bussed | GTLP | Level |
| CCB_EVCNTRES | 1 | IN | Bussed | GTLP | 25ns |
| CCB_BCNTRES | 1 | IN | Bussed | GTLP | 25ns |
| CCB_CMD_STROBE | 1 | IN | Bussed | GTLP | 25ns |
| CCB_BC0 | 1 | IN | Bussed | GTLP | 25ns+ECL FP |
| CCB_L1ACCEPT | 1 | IN | Bussed | GTLP | 25ns+ECL FP |
| CCB_DATA [70] | 8 | IN | Bussed | GTLP | Level |
| CCB_DATA_STROBE | 1 | IN | Bussed | GTLP | 25ns |
| CCB_RESERVED [30] | 4 | IN | Bussed | GTLP | |
| CCB_READY | 1 | IN | Bussed | GTLP | Static level |
| Subtotal | 25 | | | | |
| | | Reload Bu | S | | • |
| SP_HARD_RESET | 1 | IN | Bussed | GTLP | 300ns |
| SP_CFG_DONE | 1 | OUT | Point-to-Point | GTLP | Level |
| Subtotal | 2 | | | | |
| | | Reserved Li | nes | | |
| SP_RESERVED [30] | 4 | OUT | Bussed | GTLP | Local Trigger |
| Subtotal | 4 | | | | |
| Total | 34 | | | | |

Provisions to run in Local mode:

- If a valid track found, SP generates a 25 ns signal (SP trigger) on the backplane bussed line;
- SP Triggers from different cards are wire ORed;
- CCB receives an OR of SP Triggers and, considering it as an L1A Local (L1AL), distributes it to other SPs and Peripheral crates.

4

(care should be taken in CCB to protect system from L1AL flood)



MPC Interface

| | | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
|-------|---|----|---------|------|----------------|-----|-----|---------------|-----|----|----|----|--------|----------|----|----|----|
| Eromo | 1 | VP | Quality | | CLCT Pattern # | | | Wire Group ID | | | | | | | | | |
| Frame | 2 | | CSC | C ID | | BC0 | BX0 | SE | L/R | | | CI | LCT Pa | attern] | ID | | |

| CLCT Pattern ID | For high p_T patterns, the 8-bit half-strip ID is between 0 and 159. For low p_T patterns, the 8-bit di-strip ID is between 0 and 39. This number corresponds to the position of the pattern selected at the third or "key" layer of the chamber |
|-----------------|--|
| CLCT Pattern # | The 4-bit pattern number encodes the number of layers and whether the pattern consists of half-strips or di-strips. Higher pattern numbers are assigned to straighter high-momentum tracks with more layers hit. |
| L/R | The Left/Right bend bit indicates whether the track is heading towards lower or higher strip number. |
| Quality | The more hits the higher track Quality |
| Wire Group ID | The 7-bit Wire Group ID indicates the position of the pattern within the chamber and runs from 0 to 111. |
| CSC ID | The 4-bit CSC ID indicates the chamber # and runs from 1 to 9. |
| VP | The Valid Pattern flag indicates a valid LCT pattern has been found and information is being sent on the current clock cycle. |
| SE | Synchronization Error bit. |
| BC0 | The Bunch Crossing Zero flag marks bunch zero data. |
| BX0 | The Least Significant Bit of Bunch Crossing Number (BXN ranges from 0 to 3563) |

5

Track Finder Video Conference - April 8, 2002.



MPC Data Validation

- Every turn Front FPGA compares BC0s coming along the data stream and BC0 coming from the CCB against FPGA's internal counter
 - If a mismatch is found all subsequent events are marked with SE=1 bit
- Every bunch crossing Front FPGA compares BX0 bit against the corresponding bits of its internal counter;
 - If a mismatch is found, Front FPGA sets SE=1
- Every bunch crossing Front FPGA checks an SE bit
 - If SE=1 found, then Front FPGA sets VP=0 (if not set already)
 - A VME control bit enables/disables the above option
- Front FPGA feeds Main FPGA with the modified data
 - For ME1, Front FPGA informs DT about the invalid pattern by setting Q=0

6

• Front FPGA stores modified data in the pipeline delay for readout upon L1A

Front FPGA counts every synch error. The counter content is available over the VME Interface



DDU Interface

- The DDU Interface mostly retains its status as of the December 2001 Trigger Meeting at UCLA , see http://www.phys.ufl.edu/~uvarov/tf_crate/interfaces.htm
- Provisions have been made to follow the 1(control)+15(data) bit convention used in the DMB-DDU interface to minimize DDU adjustments for the SP readout.
- Added optional bi-directional support
- DDU Payload at 100 kHz L1A rate is shown below

| | Units | Full Event | Zero-Suppressed Inputs | | Header Only | Fast Monitoring Only |
|-----------------|-----------|--------------|---------------------------|-------------|----------------|----------------------------|
| | | | Event | No Event | | |
| Start-of-Frame | Words | 2 | 2 | 2 | 2 | 2 |
| Header | Words | 8 | 8 | 8 | 8 | |
| Output Block | Words | 8 | 8 | 8 | | |
| Input Block 1 | Words | 40 | 8 | 4 | | |
| Input Block 2 | Words | 40 | 8 | 4 | | |
| End-of-Frame | Words | 2 | 2 | 2 | 2 | 2 |
| Total | Words | 100 | (36*2+28* | 10)/12 | 12 | 4 |
| | | | =29 | | | |
| Payload per SP | Words/sec | $10*10^{6}$ | $2.9*10^{6}$ | | $1.2*10^{6}$ | $0.4*10^{6}$ |
| Payload per SP | Bytes/sec | $20*10^{6}$ | $5.8*10^{6}$ | | $2.4*10^{6}$ | $0.8*10^{6}$ |
| Payload per DDU | Words/sec | $120*10^{6}$ | 35*10 ⁶ | | $14*10^{6}$ | $4.8*10^{6}$ |
| Payload per DDU | Bytes/sec | $240*10^{6}$ | $70*10^{6}$ | | $29*10^{6}$ | 9.6*10 ⁶ |

7

Track Finder Video Conference - April 8, 2002.

Victor Golovtsov, Lev Uvarov

PNPI / University of Florida



SP02 uses the latest approach for collecting FM (Fast Monitoring) information:

- Number of FM signals is reduced from 5 to 4 (ERR coded by a RDY=BSY=1 combination)
- FM signals are routed to RJ45 front panel jack
- Electrical standard LVDS differential

8



Fast Monitoring Signals - 1

• RDY

- There three cases to consider:
 - 1. Power-on condition
 - 2. Hard Reset condition
 - 3. L1 Reset condition
 - All FPGA configuration processes get completed (corresponding FPGA DONE signals became HIGH) (1,2)
 - All FPGA registers (1,2) and LUTs (1) have been loaded with the proper data and a VME-controlled READY trigger has been set to HIGH
 - MPC-SP synchronization procedure has been accomplished (Front FPGA has issued the /Alignment_FIFO_Read signal and data started flowing from the Front FPGAs) (1,2,3)
 - Input data has reached the output of the L1 Pipeline FIFO (may be redundant, since there is a "natural delay" in the RDY-L1A loop that the Data Delay FIFO is intended to compensate anyway) (1,2,3)

9

• The SP02 RDY signal is a logical AND of the above conditions



Fast Monitoring Signals - 2

• BSY

- SP is BUSY, when it is not READY
- WOF
 - The DDU Interface is responsible for L1A processing; so only it is capable to issue the WOF signal based on knowledge of the number of L1A received and the number of events transmitted to DDU.
- ERR
 - Input link failure when optical receiver SD (Signal Detect) has gone
- OSY
 - Each Front FPGA issues an OSY signal if number of input stubs with SE bit set exceeds a preset threshold from a given opto-link.
 - There are several reasons why input stub could be marked as an out of synch stub:
 □either input stub has been received with the SE bit already set,
 □or the BX0 bit does not match the expected values and the SE bit has been set by the Front FPGA logic.
 - The SP02 OSY signal is a logical OR of all Front FPGA and Main FPGA OSY signals.



From http://cmsdoc.cern.ch/cms/TRIDAS/horizontal/

FMM -> Fast Merging Module

→FMM First Presentation ->

The FMM has been first presented in the <u>Calibration Working Group</u> lead by J. Varela. This module is in charge of merging the fast status provided by each FED or data producer

→FMM Location ->

Originally, the FMM was located in each FE crate, and implemented in a 9U VME form factor. For ease of control and monitoring, the FMMs have been placed in a dedicated rack and consequently, other alternatives for the form factor are possible.
 1U or 2U height rackable boxes are considered. Usage of <u>ready-made Internet</u> <u>enabling hardware</u> for control/configuration will be evaluated.

→FMM Connectors ->

The connector used on the FED and the FMM is a standard LAN RJ-45 connector (all precautions will be adopted to avoid destructions whether a real LAN cable was inserted...). There are RJ-45 connectors with built-in LEDs that allow to "read" the status of the lines. This feature can be very useful at integration/debug times...


Track Finder Video Conference - April 8, 2002.



The Latest on FMM (Cont'd)

→FMM Connector Pinout ->

□ Option 3 is done with bicolor light guides that allow to code the 4 status lines. The pinout of the connector has been defined to match a standard LAN cable.





Two 32-bit Frames at 80 MHz each bunch crossing

| Signal | Bits / µ | Bits / 3 μ (1 SP) | Description |
|--------------|----------|----------------------|--|
| Phi | 5 | 15 | Azimuth coordinate |
| Eta | 5 | 15 | Pseudorapidity |
| Rank * | 7 | 21 | 5 bits $p_{\rm T}$ + 2 bits quality |
| Valid Charge | 1 | 3 | Charge assignment OK? (8 th bit from Rank LUT) |
| Halo Muon | 1 | 3 | Halo muon trigger |
| Charge | 1 | 3 | Muon sign |
| BX0 | _ | 1 | LSB of BXN |
| BC0 | - | 1 | Bunch Crossing Zero flag |
| SE | _ | 1 | Synch Error |
| Spare | _ | 1 | |
| Total: | 20 | 64 | |

Need to assign bits to frames, keeping in mind that Rank comes from the PT LUT later than the rest of the bits (up to MM preferences)

Track Finder Video Conference - April 8, 2002.



Data delivered from the Sector Receiver to the DT Track-Finder @ 40 MHz using LVDS.

| Signal | Bits / stub | Bits / 3 stubs | Bits / 6 stubs | Description |
|---------|-------------|----------------|----------------|----------------------------|
| | | (ME1: 30°) | (ME1: 60°) | |
| φ | 12 | 36 | 72 | Azimuth coordinate |
| η | 1 | 3 | 6 | DT/CSC region flag |
| Quality | 3 | 9 | 18 | Derived from 4 bit Quality |
| BXN | _ | 2 | 4 | 2 LSB of BXN |
| Clock | _ | 1 | 2 | Clock for data |
| BC0 | _ | 1 | 2 | Bunch Crossing 0 |
| Total: | 16 | 52 | 104 | |

Data delivered from the DT Track-Finder to the Sector Receiver @ 40 MHz using LVDS.

| Signal | Bits / stub | Bits / 2 stubs | Description |
|-----------|-------------|----------------|-------------------------------------|
| | | (MB1: 60°) | |
| φ | 12 | 24 | Azimuth coordinate |
| фь | 5 | 10 | φ bend angle |
| Quality | 3 | 6 | |
| Muon Flag | 1 | 2 | 2 nd muon of previous BX |
| BXN | 2 | 4 | 2 LSB of BXN |
| Calib | 1 | 2 | Data not valid |
| Clock | 1 | 2 | Clock for data |
| BC0 | 1 | 2 | Bunch Crossing 0 |
| Total: | 26 | 52 | |

Track Finder Video Conference - April 8, 2002.

14

Victor Golovtsov, Lev Uvarov

PNPI / University of Florida